| |
|
 |
List of Unclassifed Manufacturers
ETC[ETC]
Electronic Theatre Controls, Inc.
|
| Part No. |
SII150A SII150ACT100
|
| OCR Text |
...ls/Clock TCIH IDCK High Time at 112mhz TCIL IDCK Low Time at 112mhz TIJIT Worst Case IDCK Clock Jitter2,3 TSIDF Data, DE, VSYNC, HSYNC, and CTL[3:1] Setup Time to IDCK falling edge THIDF Data, DE, VSYNC, HSYNC, and CTL[3:1] Hold Time from I... |
| Description |
PanelLink Digital Transmitter PanelLink数字发射
|
| File Size |
71.44K /
6 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS843021 ICS843021AGT 021AL 3021A ICS843021AG ICS843021AGLF ICS843021AGLFT
|
| OCR Text |
...ystal * Output frequency range: 112mhz - 140MHz * VCO range: 560MHz to 700MHz * Output duty cycle range: 49% - 51% * RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.37ps (typical) * RMS phase noise at 125MHz (typical)... |
| Description |
FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
From old datasheet system
FemtoClocks? Crystal-to-3.3V LVPECL Clock Generator
|
| File Size |
176.31K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
N.A.
ETC[ETC]
|
| Part No. |
CS5826
|
| OCR Text |
...nto CS5826 at a maximum rate of 112mhz. In Single-In-Dual-Out mode, CS5826 supports a maximum clock rate of 224MHz. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With DC balancing, a low... |
| Description |
Dual Pixel LVDS Display Interface (LDI) Transmitter
|
| File Size |
69.45K /
1 Page |
View
it Online |
Download Datasheet |
|
For
112mhz Found Datasheets File :: 58 Search Time::2.891ms
Page :: | <1> | 2 | 3 | 4 | 5 | 6 | |
▲Up To
Search▲ |
|
Price and Availability
|
