| |
|
 |
POWERINT[Power Integrations, Inc.]
|
| Part No. |
DER-60
|
| OCR Text |
...268P Input: 90 - 265VAC Output: 3.5V / 2.5A (4A peak) Adapter Power Integrations Applications Department DER-60 May 27, 2005 1.0
Summary ...3V2.5A/ 1.8M 18AWG output cable. Meet LPS < 17.5W with full range input. OTP, OVP latch function.
... |
| Description |
8.75 W Power Supply using TNY268P
|
| File Size |
622.66K /
25 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
|
| Part No. |
ISPPACCLK5610AV-01TN48C ISPPACCLK5610AV-01TN48I ISPPACCLK5610AV-01T48C ISPPACCLK5610AV-01T48I ISPPACCLK5610AV-01TN100I ISPPAC-CLK5620AV-01TN100I ISPPAC-CLK5610AV-01T48C ISPPAC-CLK5610AV-01T48I ISPPAC-CLK5620AV-01T100C ISPPAC-CLK5620AV-01T100I ISPPAC-CLK5610AV-01TN48I ISPCLOCK5610A
|
| OCR Text |
...CCO and GND - 1.5V, 1.8V, 2.5V, 3.3V
Up to Five Clock Frequency Domains Flexible Clock Reference and External Feedback Inputs
* Progra...3V2, LVDS, fOUT = 400MHz VCCJ = 1.8V ICCJ JTAG I/O Supply Current (static) VCCJ = 2.5V VCCJ = 3.3V
... |
| Description |
In-System Programmable, Enhanced Zero-Delay, Clock Generator with Universal Fan-Out Buffer
5600 SERIES, PLL BASED CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP100 TQFP-100
5600 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 TQFP-48
CLOCK GENERATOR, ISP, SMD, TQFP48; Frequency, clock:10MHz; Temp, op. min:0(degree C); Temp, op. max:70(degree C); Pins, No. of:48; Case style:TQFP / 48; Base number:5610; Packaging type:Peel Pack; Voltage, Vcc:3.3V; Temperature, RoHS Compliant: Yes
In-System Programmable, Enhanced Zero-Delay, Clock Generator with Universal Fan-Out Buffer
|
| File Size |
930.81K /
51 Page |
View
it Online |
Download Datasheet |
|
For
3.3v2.5a Found Datasheets File :: 11 Search Time::2.031ms
Page :: | <1> | 2 | |
▲Up To
Search▲ |
|
Price and Availability
|
