| |
|
 |
ST Microelectronics
意法半导
|
| Part No. |
M59DR016 M59DR016-ZBT -M59DR016-ZBT
|
| OCR Text |
...12V for fast Program (optional) asynchronous PAGE MODE READ - Page Width: 4 words - Page Access: 35ns - Random Access: 100ns
BGA
s
PR...latched during a write operation on the falling edge of Chip Enable E or Write Enable W, whichever o... |
| Description |
16 Mbit 1Mb x16 / Dual Bank / Page 1.8V Supply Flash Memory
16 Mbit 1Mb x16, Dual Bank, Page 1.8V Supply Flash Memory
|
| File Size |
245.83K /
37 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ATMEL CORP
|
| Part No. |
AT49SN6416-70CJ
|
| OCR Text |
...e configur ed to operate in the asynchronous/page read (default mode) or burst read mode. the burst read mode is used to achieve a faster ...latched by a low-to-high transition on the avd signal. if the avd is not pulsed low, the address ... |
| Description |
4M X 16 FLASH 1.8V PROM, 70 ns, CBGA56
|
| File Size |
593.43K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitsubishi Electric Semiconductor
|
| Part No. |
M5M5T5636UG-20 M5M5T5636UG-22 M5M5T5636UG-25
|
| OCR Text |
...nous selftimed write circuitry. asynchronous inputs include Output Enable (G#), Clock (CLK) and Snooze Enable (ZZ). The HIGH input of ZZ pin...latched A18~A2 latched A18~A2 latched A18~A2
0,0 0,1 1,0 1,1
0,1 0,0 1,1 1,0
1,0 1,1 0,0 0,... |
| Description |
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
|
| File Size |
284.80K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
TERIDIAN SEMICONDUCTOR CORP
|
| Part No. |
73K224BL-IGT
|
| OCR Text |
...ler/descrambler functions ? all asynchronous and synchronous operating modes (internal, external, slave) ( continued) block diagram april 20...latched by ale) and appear to a control microprocessor as seven consecutive memory locations. six co... |
| Description |
2.4 kbps DATA, MODEM, PQFP44
|
| File Size |
159.72K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
Renesas
|
| Part No. |
M5M5V5636UG-16 M5M5V5636GP-16I
|
| OCR Text |
...ous self-timed write circuitry. asynchronous inputs include Output Enable (G#), Clock (CLK) and Snooze Enable (ZZ). The HIGH input of ZZ pin...latched A18~A2 latched A18~A2 latched A18~A2
0,0 0,1 1,0 1,1
0,1 0,0 1,1 1,0
1,0 1,1 0,0 0,... |
| Description |
Memory>Fast SRAM>Network SRAM
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
|
| File Size |
896.25K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Advanced Micro Devices, Inc.
|
| Part No. |
PALCE29MA16
|
| OCR Text |
...anced by the addition of common asynchronous-preset and reset product terms and a power-up reset feature. the palce29ma16 also incorporates ...latched i/os. when the asynchronous-preset product term is as- serted (high) the register or latch w... |
| Description |
24-Pin EE CMOS Programmable Array Logic
|
| File Size |
295.17K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
73K324L-28IH
|
| OCR Text |
... allowing both synchronous and asynchronous operation as defined by the appropriate standard. the 73k324l is designed to appear to the ...latched by ale) and appear to a control microprocessor as seven consecutive memory locations. six ... |
| Description |
2.4 kbps DATA, MODEM, PQCC28
|
| File Size |
334.69K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
