| |
|
 |
Xilinx, Inc.
XILINX INC
|
| Part No. |
XCV100E-6BGG352I XCV100E-6BGG352C XCV300E-8BG432I XCV300E-7FG456C XCV1000E-6FGG680C XCV300E-6BGG352C XCV200E-7CSG144I XCV50E-6PQG240C XCV400E-6PQG240I XCV300E-7BGG352C XCV1600E-6FGG1156C XCV1000E-8FGG1156C XCV600E-8BGG560I XCV1600E-8BGG560C XCV1000E-8BGG560I
|
| OCR Text |
.../a n/a lvcmos18 1.8 1.8 n/a n/a sstl3 i & ii 3.3 n/a 1.50 1.50 sstl2 i & ii 2.5 n/a 1.25 1.25 gtl n/a n/a 0.80 1.20 gtl+ n/a n/a 1.0 1.50 hstl i 1.5 n/a 0.75 0.75 hstl iii & iv 1.5 n/a 0.90 1.50 ctt 3.3 n/a 1.50 1.50 agp-2x 3.3 n/a 1.32 n... |
| Description |
XCV100E-6BGG352I - NOT RECOMMENDED for NEW DESIGN FPGA, 600 CLBS, 32400 GATES, 357 MHz, PBGA352
XCV100E-6BGG352C - NOT RECOMMENDED for NEW DESIGN FPGA, 600 CLBS, 32400 GATES, 357 MHz, PBGA352
Virtex-E 1.8 V Field Programmable Gate Arrays FPGA, 1536 CLBS, 82944 GATES, 416 MHz, PBGA432
Virtex-E 1.8 V Field Programmable Gate Arrays FPGA, 1536 CLBS, 82944 GATES, 400 MHz, PBGA456
FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN FPGA, 6144 CLBS, 331776 GATES, 357 MHz, PBGA680
300,000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN FPGA, 1536 CLBS, 82944 GATES, 357 MHz, PBGA352
XCV200E-7CSG144I - NOT RECOMMENDED for NEW DESIGN FPGA, 1176 CLBS, 63504 GATES, 400 MHz, PBGA144
XCV50E-6PQG240C - NOT RECOMMENDED for NEW DESIGN FPGA, 384 CLBS, 20736 GATES, 357 MHz, PQFP240
XCV400E-6PQG240I - NOT RECOMMENDED for NEW DESIGN FPGA, 2400 CLBS, 129600 GATES, 357 MHz, PQFP240
XCV300E-7BGG352C - NOT RECOMMENDED for NEW DESIGN FPGA, 1536 CLBS, 82944 GATES, 400 MHz, PBGA352
XCV1600E-6FGG1156C - NOT RECOMMENDED for NEW DESIGN FPGA, 7776 CLBS, 419904 GATES, 357 MHz, PBGA1156
XCV1000E-8FGG1156C - NOT RECOMMENDED for NEW DESIGN FPGA, 6144 CLBS, 331776 GATES, 416 MHz, PBGA1156
FPGA, 3456 CLBS, 186624 GATES, 416 MHz, PBGA560
FPGA, 7776 CLBS, 419904 GATES, 416 MHz, PBGA560
FPGA, 6144 CLBS, 331776 GATES, 416 MHz, PBGA560
|
| File Size |
503.05K /
54 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
quicklogic
|
| Part No. |
QL6500
|
| OCR Text |
..., LVCMOS, PCI, GTL+, SSTL2, and sstl3 * Eight Independent I/O Banks * Three Register Configurations: Input, Output, and Output Enable
Figure 1: Eclipse Block Diagram
(c) 2003 QuickLogic Corporation
www.quicklogic.com
* * * * * *... |
| Description |
Combining Performance, Density and Embedded RAM
|
| File Size |
928.47K /
40 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL7180 QL7180_DS
|
| OCR Text |
...clipsePlus Block Diagram
and sstl3
* Eight Independent I/O Banks * Three Register Configurations: Input,
Output, and Output Enable
(c) 2003 QuickLogic Corporation
www.quicklogic.com * *
* * * *
1
QL7180 EclipsePlus Dat... |
| Description |
Combining Performance, Density, and Embedded RAM
From old datasheet system
|
| File Size |
927.68K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL7160
|
| OCR Text |
...clipsePlus Block Diagram
and sstl3
* Eight Independent I/O Banks * Three Register Configurations: Input,
Output, and Output Enable
(c) 2003 QuickLogic Corporation
www.quicklogic.com * *
* * * *
1
QL7160 EclipsePlus Dat... |
| Description |
Combining Performance, Density and Embedded RAM
|
| File Size |
932.82K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL7100 QL7100_DS
|
| OCR Text |
...clipsePlus Block Diagram
and sstl3
* Eight Independent I/O Banks * Three Register Configurations: Input,
Output, and Output Enable
(c) 2003 QuickLogic Corporation
www.quicklogic.com * *
* * * *
1
QL7100 EclipsePlus Dat... |
| Description |
Combining Performance, Density, and Embedded RAM
From old datasheet system
|
| File Size |
859.00K /
41 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
