Part Number Hot Search : 
048S10 CS814A1 HT46RB50 MAX85 2779G GN01015 20020 IRFG110N
Product Description
Full Text Search

HD63484Y98 - 9.8MHz; V(cc): -0.3 to 7.0V; V(in): -0.3 to 0.3V; advanced CRT controller (ACRTC)

HD63484Y98_8320952.PDF Datasheet

 
Part No. HD63484Y98 HD63484Y8
Description 9.8MHz; V(cc): -0.3 to 7.0V; V(in): -0.3 to 0.3V; advanced CRT controller (ACRTC)

File Size 2,612.24K  /  47 Page  

Maker


Hitachi Semiconductor



JITONG TECHNOLOGY
(CHINA HK & SZ)
Datasheet.hk's Sponsor

Part: HD63484
Maker: HITACHI(日立)
Pack: PLCC68
Stock: 520
Unit price for :
    50: $3.32
  100: $3.16
1000: $2.99

Email: oulindz@gmail.com

Contact us

Homepage http://www.renesas.com/eng/
Download [ ]
[ HD63484Y98 HD63484Y8 Datasheet PDF Downlaod from Datasheet.HK ]
[HD63484Y98 HD63484Y8 Datasheet PDF Downlaod from Maxim4U.com ] :-)


[ View it Online ]   [ Search more for HD63484Y98 ]

[ Price & Availability of HD63484Y98 by FindChips.com ]

 Full text search : 9.8MHz; V(cc): -0.3 to 7.0V; V(in): -0.3 to 0.3V; advanced CRT controller (ACRTC)
 Product Description search : 9.8MHz; V(cc): -0.3 to 7.0V; V(in): -0.3 to 0.3V; advanced CRT controller (ACRTC)


 Related Part Number
PART Description Maker
LBT12101 121.8MHz SAW Filter 7.8MHz Bandwidth
SIPAT Co,Ltd
AM8279PCT AM8279PCB AM8279PCTB AM8279-5CCT AM8279- 8MHZ, PDIP, IND TEMP, GREEN(MCU AVR)
8MHZ, MLF, IND TEMP, GREEN(MCU AVR)
8MHZ, PDIP, IND TEMP(MCU AVR)
Keyboard Controller
8MHZ, TQFP, IND TEMP, GREEN, 1.8V(MCU AVR)
16MHZ, MLF, IND TEMP, 5V(MCU AVR)
10 MHZ,MLF,IND TEMP,GREEN,1.8V(MCU AVR)
8MHZ, MLF, IND TEMP(MCU AVR)
16MHZ, TQFP, IND TEMP, GREEN, 5V(MCU AVR)
16MHZ, TQFP, IND TEMP, 5V(MCU AVR)
8MHZ, TQFP, COM TEMP(MCU AVR)
8MHZ, MLF, IND TEMP, 1.8V(MCU AVR) 键盘控制
STMicroelectronics N.V.
D8080A-1B P8080A-1B AM9080A-1PC P8080A-2 D8080A-2B 8MHZ, PLCC, COM TEMP(MCU AVR)
8MHZ, PLCC, IND TEMP, GREEN(MCU AVR)
20MHZ, PDIP, IND TEMP(MCU AVR)
8MHZ, MLF, IND TEMP(MCU AVR)
8MHZ, PDIP, COM TEMP(MCU AVR)
10 MHZ, TQFP, IND TEMP, GREEN, 1.8V(MCU AVR)
20MHZ, MLF, IND TEMP(MCU AVR)
20MHZ, TQFP, IND TEMP(MCU AVR)
8-Bit Microprocessor 8位微处理
8MHZ, PDIP, IND TEMP(MCU AVR) 8位微处理
Intel, Corp.
Amphenol, Corp.
LT3481IMSE LT3481IMSE-PBF LT3481IMSE-TR LT3481IMSE 36V, 2A, 2.8MHz Step-Down Switching Regulator with 50楼矛A Quiescent Current
36V, 2A, 2.8MHz Step-Down Switching Regulator with 50渭A Quiescent Current
36V, 2A, 2.8MHz Step-Down Switching Regulator with 50μA Quiescent Current
Linear Technology
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M3823 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V
18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
Renesas Electronics Corporation.
Renesas Electronics, Corp.
HA-5102 HA-5104 Op Amp, Dual 8MHz, Unity Gain Stable, Low Noise
Op Amp, Quad 8MHz, Unity Gain Stable, Low Noise
Intersil
CY14B104LA-ZS25XIT CY14B104NA-BA20XI CY14B104NA-BA 4 Mbit (512K x 8/256K x 16) nvSRAM; Organization: 512Kb x 8; Vcc (V): 2.7 to 3.6 V; Density: 4 Mb; Package: TSOP 512K X 8 NON-VOLATILE SRAM, 25 ns, PDSO44
4 Mbit (512K x 8/256K x 16) nvSRAM; Organization: 256Kb x 16; Vcc (V): 2.7 to 3.6 V; Density: 4 Mb; Package: FBGA
Cypress Semiconductor, Corp.
CYPRESS SEMICONDUCTOR CORP
LBN07904 78.8MHz SAW Filter 10MHz Bandwidth
SIPAT Co,Ltd
LBN70A29 70MHz SAW Filter 8MHz Bandwidth
SIPAT Co,Ltd
LBT140A36 140MHz SAW Filter 8MHz Bandwidth
SIPAT Co,Ltd
LBN07098 70MHz SAW Filter 8MHz Bandwidth
SIPAT Co., Ltd.
SIPAT Co,Ltd
LBS16021 160MHz SAW Filter 1.8MHz Bandwidth
SIPAT Co,Ltd
 
 Related keyword From Full Text Search System
HD63484Y98 display HD63484Y98 synchronous HD63484Y98 Transistors HD63484Y98 Semiconductor HD63484Y98 pci endian mode
HD63484Y98 filetype:pdf HD63484Y98 ICPRICE HD63484Y98 Drain HD63484Y98 file HD63484Y98 Gain
 

 

Price & Availability of HD63484Y98

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
0.29686999320984