View 74HC4094_13637.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
* The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT4094 8-stage shift-and-store bus register
Product specification File under Integrated Circuits, IC06 December 1990
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
FEATURES * Output capability: standard * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT4094 are high-speed Si-gate CMOS devices and are pin compatible with the "4094" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input (D) to the parallel buffered 3-state outputs (QP0 to QP7). The parallel outputs may be connected directly to common bus lines. Data is shifted on the positive-going clock (CP) transitions. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns
74HC/HCT4094
The data in each shift register stage is transferred to the storage register when the strobe input (STR) is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) signal is HIGH. Two serial outputs (QS1 and QS2) are available for cascading a number of "4094" devices. Data is available at QS1 on the positive-going clock edges to allow high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information is available at QS2 on the next negative-going clock edge and is for cascading "4094" devices when the clock rise time is slow. APPLICATIONS * Serial-to-parallel data conversion * Remote control holding register
TYPICAL SYMBOL tPHL/ tPLH PARAMETER propagation delay CP to QS1 CP to QS2 CP to QPn STR to QPn fmax CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". maximum clock frequency input capacitance power dissipation capacitance per package notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 15 13 20 18 95 3.5 83 19 18 21 19 86 3.5 92 ns ns ns ns MHz pF pF HCT UNIT
December 1990
2
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
PIN DESCRIPTION PIN NO. 1 2 3 4, 5, 6, 7,14, 13, 12, 11 8 9, 10 15 16 SYMBOL STR D CP QP0 to QP7 GND QS1, QS2 OE VCC NAME AND FUNCTION strobe input serial input clock input parallel outputs ground (0 V) serial outputs output enable input positive supply voltage
74HC/HCT4094
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
74HC/HCT4094
Fig.4 Functional diagram.
Fig.5 Logic diagram.
December 1990
4
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
FUNCTION TABLE INPUTS CP Notes OE L L H H H H STR X X L H H H D X X X L H H PARALLEL OUTPUTS QP0 Z Z NC L H NC QPn Z Z NC QPn - 1 QPn - 1 NC
74HC/HCT4094
SERIAL OUTPUTS QS1 Q'6 NC Q'6 Q'6 Q'6 NC QS2 NC QP7 NC NC NC QP7
1. H = HIGH voltage level L = LOW voltage level X = don't care Z = high impedance OFF-state NC= no change = LOW-to-HIGH CP transition = HIGH-to-LOW CP transition Q'6 = the information in the seventh register stage is transferred to the 8th register stage and QSn output at the positive clock edge
Fig.6 Timing diagram.
December 1990
5
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
74HC/HCT4094
DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER +25 -40 to +85 -40 to +125 UNIT V WAVEFORMS CC (V) ns 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.7 TEST CONDITIONS
min. typ. max. min. max. min. max. tPHL/ tPLH propagation delay CP to QS1 propagation delay CP to QS2 propagation delay CP to QPn propagation delay STR to QPn 3-state output enable time OE to QPn 3-state output disable time OE to QPn output transition time 50 18 14 44 16 13 63 23 18 58 21 17 55 20 16 41 15 12 19 7 6 80 16 14 80 16 14 50 10 9 100 20 17 14 5 4 14 5 4 14 5 4 28 10 8 150 30 26 135 27 23 195 39 33 180 36 31 175 35 30 125 25 21 75 15 13 100 20 17 100 20 17 65 13 11 125 25 21 190 38 33 170 34 29 245 49 42 225 45 38 220 44 37 155 31 26 95 19 16 120 24 20 120 24 20 75 15 13 150 30 26 225 45 38 205 41 35 295 59 50 270 54 46 265 53 45 190 38 32 110 22 19
tPHL/ tPLH
ns
Fig.7
tPHL/ tPLH
ns
Fig.7
tPHL/ tPLH
ns
Fig.8
tPZH/ tPZL
ns
Fig.9
tPHZ/ tPLZ
ns
Fig.9
tTHL/ tTLH
ns
Fig.7
tW
clock pulse width HIGH or LOW strobe pulse width HIGH set-up time D to CP set-up time CP to STR
ns
Fig.7
tW
ns
Fig.8
tsu
ns
Fig.10
tsu
ns
Fig.8
December 1990
6
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
74HC/HCT4094
Tamb (C) 74HC SYMBOL PARAMETER +25 -6 -2 -2 -14 -5 -4 28 87 103 -40 to +85 -40 to +125
TEST CONDITIONS WAVEFORMS UNIT V CC (V) ns 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.10
min. typ. max. min. max. min. max. th hold time D to CP hold time CP to STR maximum clock pulse frequency 3 3 3 0 0 0 6.0 30 35 3 3 3 0 0 0 4.8 24 28 3 3 3 0 0 0 4.0 20 24
th
ns
Fig.8
fmax
MHz
Fig.7
December 1990
7
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI Note to HCT types
74HC/HCT4094
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT OE, CP D STR
UNIT LOAD COEFFICIENT 1.50 0.40 1.00
December 1990
8
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 -40 to +85 -40 to +125
74HC/HCT4094
TEST CONDITIONS WAVEFORMS UNIT V CC (V) ns ns ns ns ns ns ns ns ns ns ns ns ns MHz 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 Fig.7 Fig.7 Fig.7 Fig.8 Fig.9 Fig.9 Fig.7 Fig.7 Fig.8 Fig.10 Fig.8 Fig.10 Fig.8 Fig.7
min. typ. max. min. max. min. max. tPHL/ tPLH tPHL/ tPLH tPHL/ tPLH tPHL/ tPLH tPZH/ tPZL tPHZ/ tPLZ tTHL/ tTLH tW tW tsu tsu th th fmax propagation delay CP to QS1 propagation delay CP to QS2 propagation delay CP to QPn propagation delay STR to QPn 3-state output enable time OE to QPn 3-state output disable time OE to QPn output transition time clock pulse width HIGH or LOW strobe pulse width HIGH set-up time D to CP set-up time CP to STR hold time D to CP hold time CP to STR maximum clock pulse frequency 16 16 10 20 4 0 30 23 21 25 22 20 21 7 7 5 4 9 0 -4 80 39 36 43 39 35 35 15 20 20 13 25 4 0 24 49 45 54 49 44 44 19 24 24 15 30 4 0 20 59 54 65 59 53 53 22
December 1990
9
Philips Semiconductors
Product specification
8-stage shift-and-store bus register
AC WAVEFORMS
74HC/HCT4094
(1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.
(1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.7
Waveforms showing the clock (CP) to output (QPn, QS1, QS2) propagation delays, the clock pulse width and the maximum clock frequency.
Fig.8
Waveforms showing the strobe (STR) to output (QPn) propagation delays and the strobe pulse width and the clock set-up and hold times for the strobe input.
The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.
(1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.10 Waveforms showing the data set-up and hold times for the data input (D).
Fig.9
Waveforms showing the 3-state enable and disable times for input OE.
PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines".
December 1990
10

▲Up To Search▲

Price & Availability of 74HC4094

	To Download 74HC4094 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .