![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
MOSEL VITELIC V61C3181024 128K X 8 HIGH SPEED STATIC RAM PRELIMINARY Features s s s s s s s High-speed: 10, 12, 15 ns Fully static operation All inputs and outputs directly TTL compatible Three state outputs Low data retention current (VCC = 2V) Single 3.3V 0.3 Power Supply Low CMOS Standby current of 5 mA max s Packages - 32-pin TSOP - 32-pin 300 mil SOJ Description The V61C3181024 is a 1,048,576-bit static random-access memory organized as 131,072 words by 8 bits. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. The V61C3181024 is available in 32-pin SOJ and TSOP. Functional Block Diagram A0 Row Decoder Memory Array VCC GND A8 I/O0 Input Data Circuit I/O7 A9 CE1 CE2 OE WE Column I/O Column Decoder A16 Control Circuit 3181024 01 Device Usage Chart Operating Temperature Range 0C to 70C Package Outline T * R * 10 * Access Time (ns) 12 * 15 * Temperature Mark Blank V61C3181024 Rev. 1.3 February 1999 1 MOSEL VITELIC Pin Descriptions A0-A16 Address Inputs These 17 address inputs select one of the 128K x 8 bit segments in the RAM. CE1, CE2 Chip Enable Inputs CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected. Output Enable Input OE The Output Enable input is active LOW. When OE is LOW with CE LOW and WE HIGH, data of the selected memory location will be available on the I/O pins. When OE is HIGH, the I/O pins will be in the high impedance state. V61C3181024 WE Write Enable Input An active LOW input, WE input controls read and write operations. When CE and WE inputs are both LOW, the data present on the I/O pins will be written into the selected memory location. I/O0-I/O7 Data Input and Data Output Ports These 8 bidirectional ports are used to read data from and write data into the RAM. VCC GND Power Supply Ground Pin Configurations (Top View) 32-Pin SOJ NC A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 3181024 02 32-Pin TSOP-I VCC A11 CE2 WE A12 A13 A14 A15 OE A16 CE1 I/O7 I/O6 I/O5 I/O4 I/O3 A15 A14 A13 A12 WE CE2 A11 VCC NC A10 A9 A8 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 3181024 03 OE A16 CE1 I/O7 I/O6 I/O5 I/O4 I/O3 VSS I/O2 I/O1 I/O0 A0 A1 A2 A3 V61C3181024 Rev. 1.3 February 1999 2 MOSEL VITELIC Part Number Information V MOSEL-VITELIC SRAM FAMILY 61 = HIGH SPEED C = CMOS PROCESS 31 = 3.3V ORGANIZATION 8 = 8-bit PWR. 10 ns 12 ns 15 ns BLANK = STANDARD OPERATING VOLTAGE DENSITY 1024K SPEED V61C3181024 61 C 31 8 1024 - TEMP. BLANK = 0C to 70C PKG T = TSOP STANDARD R = 300 mil SOJ 3181024 05 Absolute Maximum Ratings (1) Symbol VN VDQ TBIAS TSTG Parameter Input Voltage Input/Output Voltage Applied Temperature Under Bias Storage Temperature Commercial -0.5 to VCC + 0.5 VCC + 0.5 -10 to +125 -65 to +150 Units V V C C NOTE: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Capacitance* TA = 25C, f = 1.0MHz Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VIN = 0V VI/O = 0V Max. 6 8 Unit pF pF Truth Table Mode Standby Standby Output Disable Read Write CE1 H X L L L CE2 X L H H H OE X X H L X WE X X H H L I/O Operation High Z High Z High Z DOUT DIN NOTE: 1. This parameter is guaranteed by design and not tested. NOTE: X = Don't Care, L = LOW, H = HIGH V61C3181024 Rev. 1.3 February 1999 3 MOSEL VITELIC DC Electrical Characteristics (over all temperature ranges, VCC = 3.3V 0.3) Symbol VIL VIH IIL IOL VOL VOH V61C3181024 Parameter Input LOW Voltage(1,2) Input HIGH Voltage(1) Input Leakage Current Output Leakage Current Output LOW Voltage Output HIGH Voltage Test Conditions Min. -0.5 2.2 Typ. -- -- -- -- -- -- Max. 0.8 VCC + 0.3 5 5 0.4 -- Units V V A A V V VCC = Max, VIN = 0V to VCC VCC = Max, CE1 = VIH, VOUT = 0V to VCC IOL = 4mA IOH = -2mA -5 -5 -- 2.4 Symbol ICC1 ISB ISB1 Parameter Average Operating Current, CE1 = VIL, CE2 = VIH, Output Open, VCC = Max., f = fMAX(3) TTL Standby Current CE1 VIH, CE2 VIL, VCC = Max. CMOS Standby Current, CE1 VCC - 0.2V, CE2 0.2V, VIN VCC - 0.2V or VIN 0.2V, VCC = Max. Com.(4) 100 Units mA 25 mA 2 mA NOTES: 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included. 2. VIL (Min.) = -3.0V for pulse width < 20ns. 3. fMAX = 1/tRC. 4. Maximum values. AC Test Conditions Input Pulse Levels Input Rise and Fall Times Timing Reference Levels Output Load 0 to 3V 3 ns 1.5V see below Key to Switching Waveforms WAVEFORM INPUTS MUST BE STEADY MAY CHANGE FROM H TO L OUTPUTS WILL BE STEADY WILL BE CHANGING FROM H TO L WILL BE CHANGING FROM L TO H CHANGING: STATE UNKNOWN CENTER LINE IS HIGH IMPEDANCE "OFF" STATE AC Test Loads and Waveforms 3.3V 480 I/O Pins 225 DOUT 255 CL = 30 pF* for tCLZ, tCHZ, tOLZ, tWZ, tOW, and tOHZ CL = 5 pF* 3.3V 480 DON'T CARE: ANY CHANGE PERMITTED DOES NOT APPLY MAY CHANGE FROM L TO H * Includes scope and jig capacitance 3181024 06 3181024 06B V61C3181024 Rev. 1.3 February 1999 4 MOSEL VITELIC Data Retention Characteristics Symbol VDR ICCDR V61C3181024 Parameter VCC for Data Retention Data Retention Current CE1 VDR -0.2V, CE2 0.2V, VIN VCC - 0.2V, or VIN 0.2V Chip Deselect to Data Retention Time Operation Recovery Time (see Retention Waveform) CE1 VCC - 0.2V, CE2 0.2V, VIN VCC - 0.2V, or VIN 0.2V Min. 2.0 Typ.(2) -- Max. 5.5 Units V A -- 75 150 tCDR tR 0 tRC (1) -- -- -- -- ns ns NOTES: 1. tRC = Read Cycle Time 2. TA = +25C. Low VCC Data Retention Waveform (1) (CE1 Controlled) Data Retention Mode VCC 4.5V tCDR CE1 2.2V CE1 VCC - 0.2V VDR 2V tR 2.2V 3181024 07 4.5V Low VCC Data Retention Waveform (2) (CE2 Controlled) Data Retention Mode VCC 4.5V tCDR CE2 2.2V CE2 0.2V VDR 2V tR 2.2V 3181024 08 4.5V V61C3181024 Rev. 1.3 February 1999 5 MOSEL VITELIC AC Electrical Characteristics (over all temperature ranges) Read Cycle Parameter Name tRC tAA tACS1 tACS2 tOE tCLZ1 tCLZ2 tOLZ tCHZ tOHZ tOH V61C3181024 -10 Parameter Read Cycle Time Address Access Time Chip Enable Access Time Chip Enable Access Time Output Enable to Output Valid Chip Enable to Output in Low Z Chip Enable to Output in Low Z Output Enable to Output in Low Z Chip Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change -12 Min. 12 -- -- -- -- 3 3 0 0 0 3 -15 Min. 15 -- -- -- -- 3 3 0 0 0 3 Min. 10 -- -- -- -- 3 3 0 0 0 3 Max. -- 10 10 10 6 -- -- -- 3 3 -- Max. -- 12 12 12 6 -- -- -- 3 3 -- Max. -- 15 15 15 7 -- -- -- 4 4 -- Unit ns ns ns ns ns ns ns ns ns ns ns Write Cycle Parameter Name tWC tCW1 tCW2 tAS tAW tWP tAH tWHZ tWLZ tDW tDH -10 Parameter Write Cycle Time Chip Enable to End of Write Chip Enable to End of Write Address Setup Time Address Valid to End of Write Write Pulse Width Address Hold to End of Write Write to Output High-Z Write to Output Low Z Data Setup to End of Write Data Hold from End of Write -12 Min. 12 10 10 0 10 9 0 0 3 6 0 -15 Min. 15 13 13 0 13 11 0 0 5 8 0 Min. 10 8 8 0 8 8 0 0 3 5 0 Max. -- -- -- -- -- -- -- 5 -- -- -- Max. -- -- -- -- -- -- -- 5 -- -- -- Max. -- -- -- -- -- -- -- 5 -- -- -- Unit ns ns ns ns ns ns ns ns ns ns ns V61C3181024 Rev. 1.3 February 1999 6 MOSEL VITELIC Switching Waveforms (Read Cycle) Read Cycle 1(1, 2) tRC ADDRESS tAA OE tOE tOLZ I/O tOH V61C3181024 tOHZ(5) 3181024 09 Read Cycle 2(1, 2, 4) tRC ADDRESS tAA tOH I/O 3181024 10 tOH Read Cycle 3(1, 3, 4) ADDRESS CE1 tACS1 CE2 tACS2 tCLZ1(5) tCLZ2(5) 3181024 11 tCHZ(5) I/O NOTES: 1. WE = VIH. 2. CE1 = VIL and CE2 = VIH. 3. Address valid prior to or coincident with CE1 transition LOW and/or CE2 transition HIGH. 4. OE = VIL. 5. Transition is measured 500mV from steady state with CL = 5pF. This parameter is guaranteed and not 100% tested. V61C3181024 Rev. 1.3 February 1999 7 MOSEL VITELIC Switching Waveforms (Write Cycle) Write Cycle 1 (WE Controlled)(4) tWC ADDRESS V61C3181024 tAH(2) tCW CE1 tAW CE2 tAS WE tWP(1) OUTPUT tWHZ INPUT 3181024 12 (6) tCW(6) tDW tDH Write Cycle 2 (CE Controlled)(4) tWC ADDRESS tCW(6) CE1 tAW CE2 tAS WE High-Z tDW INPUT 3181024 13 tAH(2) (4) tCW(6) OUTPUT tDH (5) NOTES: 1. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write. 2. tAH is measured from the earlier of CE1 or WE going high, or CE2 going LOW at the end of the write cycle. 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied. 4. OE = VIL or VIH. However it is recommended to keep OE at VIH during write cycle to avoid bus contention. 5. If CE1 is LOW and CE2 is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them. 6. tCW is measured from CE1 going low or CE2 going HIGH to the end of write. V61C3181024 Rev. 1.3 February 1999 8 MOSEL VITELIC Package Diagrams 32-Pin 300 mil SOJ Units in inches 0.825 0.005 32 17 V61C3181024 0.300 0.005 1 16 0.028 TYP. (0.032 MAX.) 0.133 TYP. (0.140 MAX.) 0.100 0.005 0.335 0.005 SEATING PLANE 0.048 MAX. 0.018 0.002 0.050 TYP. 0.004 MAX 0.062 MIN. 0.267 TYP. (0.276 MAX.) 32-Pin TSOP-I Units in inches [mm] 0.787 0.008 [19.99 0.203] Detail "A" 0.315 TYP. (0.319 MAX.) 0.800 TYP. (0.810 MAX.) 0.010 [.254] 0.724 TYP. (0.728 MAX.) [18.39 TYP. (18.49 MAX)] 0.024 0.004 [0.610 0.102] 0.035 0.002 [0.889 0.051] SEATING PLANE See Detail "A" 0.005 MIN. 0.007 MAX. 0.127 MIN. 0.178 MAX. 0.032 [0.813] TYP. 0.020 [0.508] MAX. 0.020 [0.508] SBC 0.003 [0.076] MAX. 0.009 0.002 [0.229 0.051] 0.047 [1.19] MAX. V61C3181024 Rev. 1.3 February 1999 9 MOSEL VITELIC U.S.A. 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952 WORLDWIDE OFFICES TAIWAN 7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209 1 CREATION ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-578-3344 FAX: 886-3-579-2838 V61C3181024 IRELAND & UK BLOCK A UNIT 2 BROOMFIELD BUSINESS PARK MALAHIDE CO. DUBLIN, IRELAND PHONE: +353 1 8038020 FAX: +353 1 8038049 SINGAPORE 10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013 HONG KONG 19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2665-4883 FAX: 852-2664-7535 JAPAN WBG MARINE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-71 PHONE: 81-43-299-6000 FAX: 81-43-299-6555 GERMANY (CONTINENTAL EUROPE & ISRAEL ) 71083 HERRENBERG BENZSTR. 32 GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22 U.S. SALES OFFICES NORTHWESTERN 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952 NORTHEASTERN SUITE 436 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347 SOUTHWESTERN SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 562-498-3314 FAX: 562-597-2174 CENTRAL & SOUTHEASTERN 604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341 NORTHEASTERN SUITE 436 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347 (c) Copyright 1998, MOSEL VITELIC Inc. 1999, 2/99 Printed in U.S.A. The information in this document is subject to change without notice. MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications. MOSEL VITELIC 3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tlx: 371-9461 |
Price & Availability of V61C3181024
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |