View ICS843001_34926.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
FEATURES
* 1 differential 3.3V LVPECL output * Crystal oscillator interface designed for 23.4375MHz or 26.5625MHz, 18pF parallel resonant crystal * Selectable 106.25MHz, 187.5MHz or 212.5MHz output frequency * VCO range: 560MHz - 680MHz * RMS phase jitter @ 106.255MHz, using a 26.5625MHz crystal (637KHz - 10MHz): 0.74ps (typical) * RMS phase noise at 106.25MHz Phase noise: Offset Noise Power 100Hz ............... -95.2 dBc/Hz 1KHz .............. -118.7 dBc/Hz 10KHz .............. -129.1 dBc/Hz 100KHz .............. -129.6 dBc/Hz * 3.3V operating supply * -30C to 85C ambient operating temperature
GENERAL DESCRIPTION
The ICS843001 is a Fibre Channel Clock Generator and a member of the HiPerClocksTM family of high HiPerClockSTM performance devices from ICS. The ICS843001 uses either a 26.5625MHz or a 23.4375 crystal to synthesize 106.25MHz, 187.5MHz or 212.5MHz, using the FREQ_SEL pin. The ICS843001 has excellent <1ps phase jitter performance, over the 637KHz - 10MHz integration range. The ICS843001 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.
ICS
FUNCTION TABLE
Inputs Crystal Frequency 26.5625MHz 26.5625MHz 23.4375MHz FREQ_SEL 0 1 1 Output Frequencies 106.25MHz (Default) 212.5MHz 187.5MHz
BLOCK DIAGRAM
FREQ_SEL
(Pulldown)
PIN ASSIGNMENT
VCCA VEE XTAL_OUT XTAL_IN 1 2 3 4 8 7 6 5 VCC Q0 nQ0 FREQ_SEL
XTAL_IN
OSC
XTAL_OUT
Phase Detector
VCO
637.5MHz w/ 26.5625MHz Ref.
/3
1
nQ0 Q0
/6
0
ICS843001
8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View
REV. B OCTOBER 13, 2004
M = /24 (fixed)
843001AG
www.icst.com/products/hiperclocks.html
1
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Type Power Power Input Input Description Analog supply pin. Negative supply pin. Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. Pulldown Frequency select pin. LVCMOS/LVTTL interface levels. Differential clock outputs. LVPECL interface levels. Core supply pin.
TABLE 1. PIN DESCRIPTIONS
Number 1 2 3, 4 5 6, 7 8 Name VCCA V EE XTAL_OUT, XTAL_IN FREQ_SEL nQ0, Q0 VCC
Output Power
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN RPULLDOWN Parameter Input Capacitance Input Pulldown Resistor Test Conditions Minimum Typical 4 51 Maximum Units pF K
843001AG
www.icst.com/products/hiperclocks.html
2
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
4.6V -0.5V to VCC + 0.5V 50mA 100mA 101.7C/W (0 mps) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC Inputs, VI Outputs, IO Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, TSTG
TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, VCC = 3.3V5%, TA = -30C TO 85C
Symbol VCC VCCA ICCA IEE Parameter Core Supply Voltage Analog Supply Voltage Analog Supply Current Power Supply Current included in IEE Test Conditions Minimum 3.135 3.135 Typical 3.3 3.3 Maximum 3.465 3.465 12 93 Units V V mA mA
TABLE 3B. LVCMOS/LVTTL DC CHARACTERISTICS, VCC = 3.3V5%, TA = -30C TO 85C
Symbol VIH VIL IIH IIL Parameter Input High Voltage Input Low Voltage Input High Current Input Low Current FREQ_SEL FREQ_SEL VCC = VIN = 3.465V VCC = 3.465V, VIN = 0V -5 Test Conditions Minimum 2 -0.3 Typical Maximum VCC + 0.3 0.8 150 Units V V A A
TABLE 3C. LVPECL DC CHARACTERISTICS, VCC = 3.3V5%, TA = -30C TO 85C
Symbol VOH VOL VSWING Parameter Output High Voltage; NOTE 1 Output Low Voltage; NOTE 1 Peak-to-Peak Output Voltage Swing Test Conditions Minimum VCC - 1.4 VCC - 2.0 0.6 Typical Maximum VCC - 0.9 VCC - 1.7 1.0 Units V V V
NOTE 1: Outputs terminated with 50 to VCC - 2V.
TABLE 4. CRYSTAL CHARACTERISTICS
Parameter Mode of Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance
www.icst.com/products/hiperclocks.html
3
Test Conditions
Minimum 23.4375
Typical Fundamental
Maximum 26.5625 50 7
Units MHz pF
843001AG
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Test Conditions FREQ_SEL = 1 FREQ_SEL = 0 212.5MHz, (637KHz to 10MHz) 187.5MHz, (1.875MHz to 20MHz) 106.25MHz, (637KHz to 10MHz) 20% to 80% FSEL = 0 FSEL = 1 300 48 45 Minimum Typical 186.67 93.33 0.67 0.52 0.74 600 52 55 Maximum 226.66 113.33 Units MHz MHz ps ps ps ps % %
TABLE 5. AC CHARACTERISTICS, VCC = 3.3V5%, TA = -30C TO 85C
Symbol fOUT Parameter Output Frequency RMS Phase Jitter, (Random); NOTE 1 Output Rise/Fall Time Output Duty Cycle
tjit(O)
tR / tF odc
NOTE 1: Please refer to Phase Noise Plot.
843001AG
www.icst.com/products/hiperclocks.html
4
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
TYPICAL PHASE NOISE AT 106.25MHZ
-10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -170 -180 -190 100 1k 10k -160
Fibre Channel Filter 106.25MHz
RMS Phase Jitter (Random) 637Khz to 10MHz = 0.74ps (typical)
0
NOISE POWER dBc Hz
Raw Phase Noise Data
TYPICAL PHASE NOISE AT 212.5MHZ
-10 -20 -30 -40 -50 -60 -70 -80 -90 -100
Phase Noise Result by adding Fibre Channel Filter to raw data
100k 1M 10M 100M
OFFSET FREQUENCY (HZ)
Fibre Channel Filter
0
212.5MHz
RMS Phase Noise Jitter 637K to 10MHz = 0.67ps (typical)
NOISE POWER dBc Hz
Raw Phase Noise Data
-110 -120 -130 -140 -150 -160 -170 -180 -190 100 1k
10k
Phase Noise Result by adding Fibre Channel Filter to raw data
100k 1M 10M 100M
OFFSET FREQUENCY (HZ)
843001AG
www.icst.com/products/hiperclocks.html
5
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
TYPICAL PHASE NOISE AT 187.5MHZ
-10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -190 100 1k 10k
10 Gigabit Ethernet Filter 187.5MHz
RMS Phase Noise Jitter 1.875MHz to 20MHz = 0.52ps (typical)
NOISE POWER dBc Hz
Raw Phase Noise Data
Phase Noise Result by adding 10 Gigabit Ethernet Filter to raw data
100k 1M 10M 100M
OFFSET FREQUENCY (HZ)
843001AG
www.icst.com/products/hiperclocks.html
6
0
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
PARAMETER MEASUREMENT INFORMATION
2V
Phase Noise Plot
Qx
Noise Power
V CC
SCOPE
LVPECL
nQx
Phase Noise Mask
VEE
f1 Offset Frequency f2
-1.3V 0.165V
RMS Jitter = Area Under the Masked Phase Noise Plot
3.3V OUTPUT LOAD AC TEST CIRCUIT
RMS PHASE JITTER
nQ0 Q0
Pulse Width t
PERIOD
80% Clock Outputs
80% VSW I N G
20% tR tF
20%
odc =
t PW t PERIOD
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
OUTPUT RISE/FALL TIME
843001AG
www.icst.com/products/hiperclocks.html
7
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843001 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VCC, and VCCA should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10 resistor along with a 10F and a .01F bypass capacitor should be connected to each VCCA pin.
3.3V VCC .01F 10
V CCA .01F 10F
FIGURE 1. POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
The ICS843001 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using a 26.5625MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.
XTAL_OUT C1 33p X1 18pF Parallel Crystal XTAL_IN C2 27p
Figure 2. CRYSTAL INPUt INTERFACE
843001AG
www.icst.com/products/hiperclocks.html
8
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
parallel resonant crystal is used. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. The C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.
LAYOUT GUIDELINE
Figure 3A shows a schematic example of the ICS843001. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18pF
VCC
VCCA
VCC
R2 10
VCC
C3 10uF
C4 0.01u
U1
R1 1K
Zo = 50 Ohm
R3 133
R5 133
Q
1 2 3 4
C2 33pF
VCCA VEE XTAL_OUT XTAL_IN
VCC Q0 nQ0 FREQ_SEL
8 7 6 5
VCC
+
Zo = 50 Ohm
26.5625MHz 18pF
X1
nQ
ICS843001
-
C1 27pF
C5 0.1u
R4 82.5
R6 82.5
FIGURE 3A. ICS843001 SCHEMATIC EXAMPLE
PC BOARD LAYOUT EXAMPLE
Figure 3B shows an example of ICS843001 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed
in the Table 6. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.
TABLE 6. FOOTPRINT TABLE
Reference C1, C2 C3 C4, C5 Size 0402 0805 0603
R2 0603 NOTE: Table 6, lists component sizes shown in this layout example.
FIGURE 3B. ICS843001 PC BOARD LAYOUT EXAMPLE
843001AG
www.icst.com/products/hiperclocks.html
9
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843001. Equations and example calculations are also provided.
1. Power Dissipation. The total power dissipation for the ICS843001 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VCC = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
* *
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 93mA = 322.2mW Power (outputs)MAX = 30mW/Loaded Output pair
Total Power_MAX (3.465V, with all outputs switching) = 322.2mW + 30mW = 352.2mW
2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125C.
The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85C with all outputs switching is: 85C + 0.352W * 90.5C/W = 116.9C. This is below the limit of 125C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).
TABLE 7. THERMAL RESISTANCE JA
FOR
8-PIN TSSOP, FORCED CONVECTION
JA by Velocity (Meters per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 101.7C/W
1
90.5C/W
2.5
89.8C/W
843001AG
www.icst.com/products/hiperclocks.html
10
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 4.
VCC
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Q1
VOUT RL 50 VCC - 2V
FIGURE 4. LVPECL DRIVER CIRCUIT
AND
TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50 load, and a termination voltage of V - 2V.
CC
*
For logic high, VOUT = V (V
CCO_MAX
OH_MAX
=V
CC_MAX
- 0.9V
-V
OH_MAX
) = 0.9V =V - 1.7V
*
For logic low, VOUT = V (V
CCO_MAX
OL_MAX
CC_MAX
-V
OL_MAX
) = 1.7V
Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. Pd_H = [(V
OH_MAX
- (V
CC_MAX
- 2V))/R ] * (V
L
CC_MAX
-V
OH_MAX
) = [(2V - (V
CC_MAX
-V
OH_MAX
))/R ] * (V
L
CC_MAX
-V
OH_MAX
)=
[(2V - 0.9V)/50] * 0.9V = 19.8mW
Pd_L = [(V
OL_MAX
- (V
CC_MAX
- 2V))/R ] * (V
L
CC_MAX
-V
OL_MAX
) = [(2V - (V
CC_MAX
-V
OL_MAX
))/R ] * (V
L
CC_MAX
-V
OL_MAX
)=
[(2V - 1.7V)/50] * 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
843001AG
www.icst.com/products/hiperclocks.html
11
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR RELIABILITY INFORMATION
TABLE 8. JAVS. AIR FLOW TABLE
FOR
8 LEAD TSSOP
JA by Velocity (Meters Per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 101.7C/W
1
90.5C/W
2.5
89.8C/W
TRANSISTOR COUNT
The transistor count for ICS843001 is: 1702
843001AG
www.icst.com/products/hiperclocks.html
12
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
PACKAGE OUTLINE - G SUFFIX 8 LEAD TSSOP
TABLE 9. PACKAGE DIMENSIONS
SYMBOL N A A1 A2 b c D E E1 e L aaa 0.45 0 -4.30 0.65 BASIC 0.75 8 0.10 -0.05 0.80 0.19 0.09 2.90 6.40 BASIC 4.50 Millimeters Minimum 8 1.20 0.15 1.05 0.30 0.20 3.10 Maximum
Reference Document: JEDEC Publication 95, MO-153
843001AG
www.icst.com/products/hiperclocks.html
13
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Marking 3001A 3001A Package 8 lead TSSOP 8 lead TSSOP on Tape and Reel Count 100 per tube 2500 Temperature -30C to 85C -30C to 85C
TABLE 10. ORDERING INFORMATION
Part/Order Number ICS843001AG ICS843001AGT
The aforementioned trademarks, HiPerClockSTM and FemtoClocksTM are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 843001AG
www.icst.com/products/hiperclocks.html
14
REV. B OCTOBER 13, 2004
Integrated Circuit Systems, Inc.
ICS843001
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
REVISION HISTORY SHEET
Rev A B B
Table T3A T10
Page 1 3 14 Corrected block diagram.
Description of Change Power Supply DC Characteristics Table- added ICCA spec. Ordering Information Table - corrected count from 154 to 100 per tube.
Date 6/1/04 8/23/04 10/13/04
843001AG
www.icst.com/products/hiperclocks.html
15
REV. B OCTOBER 13, 2004

▲Up To Search▲

Price & Availability of ICS843001

	To Download ICS843001 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .