View LT1346_75558.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

LTC1346A 10Mbps DCE/DTE V.35 Transceiver
FEATURES
s s
DESCRIPTIO
s s s s s s s
s
Single Chip Provides Complete Differential Signal Interface for V.35 Port Drivers and Receivers Will Withstand Repeated 10kV ESD Pulses 10Mbaud Transmission Rate Meets CCITT V.35 Specification Operates from 5V Supplies Shutdown Mode Reduces ICC to Below 1A Selectable Transmitter and Receiver Configurations Independent Driver/Receiver Enables Transmitter Maintains High Impedance When Disabled, Shut Down or with Power Off Transmitters Are Short-Circuit Protected
The LTC(R)1346A is a single chip transceiver that provides the differential clock and data signals for a V.35 interface from 5V supplies. Combined with an external resistor termination network and an LT (R)1134A RS232 transceiver for the control signals, the LTC1346A forms a complete low power DTE or DCE V.35 interface port. The LTC1346A features three current output differential transmitters and three differential receivers. The transceiver can be configured for DTE or DCE operation or shutdown using three Select pins. In the shutdown mode, the supply current is reduced to below 1A. The LTC1346A transceiver operates up to 10Mbaud. All transmitters feature short-circuit protection. Both the transmitter outputs and the receiver outputs can be forced into a high impedance state. The transmitter outputs and receiver inputs feature 10kV ESD protection.
, LTC and LT are registered trademarks of Linear Technology Corporation.
APPLICATI
s s s
S
Modems Telecommunications Data Routers
TYPICAL APPLICATION
Clock and Data Signals for V.35 Interface
VEE1 - 5V + 0.1F 1 VCC1 5V 2 0.1F 4 LTC1346A 24 DX 23 22 5 DX 21 1 2 3 4 T TXC (114) T RXC (115) T RXD (104) T GND (102) T T T T SCTE (113) T BI 627T500/1250 TXD (103) T BI 627T500/1250 12 11 10 9 1 2 3 4 5 6 7 16 15 14 13 24 23 22 21 20 19 3 12 DX 6 7 8 VCC2 T = 50 BI TECHNOLOGIES 627T500/1250 (SOIC)
LTC1346 * TA01
DTE
DCE
LTC1346A
+
0.1F 10
RX
RX
11
18 14 9 RX 17 13 16 12 10 RX 15 11 14 10 11 7 VCC1 8 12 RX 13 3 9 8
DX
4
DX
5
50
7
8
+
U
1 2 VCC2 5V VEE2 0.1F -5V 125
U
UO
+
1
LTC1346A ABSOLUTE
(Note 1)
AXI U
RATI GS
PACKAGE/ORDER I FOR ATIO
TOP VIEW VEE 1 VCC 2 GND 3 T1 4 T2 5 T3 6 S1 7 S2 8 R3 9 R2 10 R1 11 S0 12 24 Y1 23 Z1 22 Y2 21 Z2 20 Y3 19 Z3 18 A3 17 B3 16 A2 15 B2 14 A1 13 B1
Supply Voltage VCC .................................................................... 6.5V VEE ................................................................... - 6.5V Input Voltage Transmitters ........................... - 0.3V to (VCC + 0.3V) Receivers ............................................... - 18V to 18V S0, S1, S2 ............................... - 0.3V to (VCC + 0.3V) Output Voltage Transmitters .......................................... - 18V to 18V Receivers ................................ - 0.3V to (VCC + 0.3V) Short-Circuit Duration Transmitter Output ..................................... Indefinite Receiver Output .......................................... Indefinite Operating Temperature Range LTC1346AC ............................................ 0C to 70C LTC1346AI ........................................ - 40C to 85C Storage Temperature Range ................ - 65C to 150C Lead Temperature (Soldering, 10 sec)................. 300C
ORDER PART NUMBER LTC1346ACSW LTC1346AISW
SW PACKAGE 24-LEAD PLASTIC SO WIDE
TJMAX = 150C, JA = 85C/W
Consult factory for Military grade parts.
DC ELECTRICAL CHARACTERISTICS
SYMBOL VOD VOC IOH IOL IOZ RO VTH VTH IIN RIN VOH VOL IOSR IOZR VIH VIL IIN PARAMETER Transmitter Differential Output Voltage Transmitter Common Mode Output Voltage Transmitter Output High Current Transmitter Output Low Current Transmitter Output Leakage Current Transmitter Output Impedance Differential Receiver Input Threshold Voltage Receiver Input Hysterisis Receiver Input Current (A, B) Receiver Input Impedance Receiver Output High Voltage Receiver Output Low Voltage Receiver Output Short-Circuit Current Receiver Three-State Output Current Logic Input High Voltage Logic Input Low Voltage Logic Input Current
VCC = 5V 5%, VEE = - 5V 5% (Note 2)
q q q q q
CONDITIONS - 4V VOS 4V (Figure 1) VOS = 0V (Figure 1) VY, Z = 0V VY, Z = 0V - 5V VY, Z 5V, S1 = S2 = 0V - 2V VY, Z 2V - 7V (VA + VB)/2 12V - 7V (VA + VB)/2 12V - 7V VA, B 12V - 7V VA, B 12V IO = 4mA, VA, B = 0.2V IO = 4mA, VA, B = - 0.2V 0V VO VCC S0 = VCC, 0V VO VCC T, S0, S1, S2 T, S0, S1, S2 T, S0, S1, S2
MIN 0.44 - 0.6 - 12.6 9.4
TYP 0.55 0 - 11 11 1 100 25 50
MAX 0.66 0.6 - 9.4 12.6 20 100 200 0.7
q q q q q q q q q q
17.5 3 7 2
30 4.5 0.2 40
0.4 85 10 0.8 10
UNITS V V mA mA A A k mV mV mA k V V mA A V V A
2
U
W
U
U
WW
W
LTC1346A
AC ELECTRICAL CHARACTERISTICS
SYMBOL PARAMETER ICC VCC Supply Current
VCC = 5V 5%, VEE = - 5V 5% (Note 2)
MIN
q q q q q q q q q q q q
IEE
VEE Supply Current
tr , t f tPLH tPHL tSKEW tPLH tPHL tSKEW tZL
tZH
tLZ tHZ
Transmitter Rise or Fall Time Transmitter Input to Output Transmitter Input to Output Transmitter Output to Output Receiver Input to Output Receiver Input to Output Differential Receiver Skew, tPLH - tPHL Receiver Enable to Output Low (Active Mode) Receiver Enable to Output Low (from Shutdown, Note 3) Receiver Enable to Output High (Active Mode) Receiver Enable to Output High (from Shutdown, Note 3) Receiver Disable from Low Receiver Disable from High
CONDITIONS VOS = 0V, S0 = Low, S1 = S2 = High (Figure 1) No Load, S0 = Low, S1 = S2 = High Shutdown, S0 = VCC, S1 = S2 = 0V VOS = 0V, S0 = Low, S1 = S2 = High (Figure 1) No Load, S0 = Low, S1 = S2 = High Shutdown, S0 = VCC, S1 = S2 = 0V VOS = 0V (Figures 1, 3) VOS = 0V (Figures 1, 3) VOS = 0V (Figures 1, 3) VOS = 0V (Figures 1, 3) VOS = 0V (Figures 1, 4) VOS = 0V (Figures 1, 4) VOS = 0V (Figures 1, 4) CL = 15pF, SW1 Closed (Figures 2, 5) CL = 15pF, SW1 Closed (Figures 2, 5) CL = 15pF, SW2 Closed (Figures 2, 5) CL = 15pF, SW2 Closed (Figures 2, 5) CL = 15pF, SW1 Closed (Figures 2, 5) CL = 15pF, SW2 Closed (Figures 2, 5)
TYP 40 6 0.1 - 40 -6 - 0.1 7 25 30 5 50 55 5 40 2 35 2 30 35
MAX 50 9 100 - 50 -9 - 100 40 70 70 100 100 70
UNITS mA mA A mA mA A ns ns ns ns ns ns ns ns s ns s ns ns
q
70
q q
70 70
The q denotes specifications which apply over the full operating temperature range. Note 1: The Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: All currents into device pins are positive; all currents out of device pins are termed negative. All voltages are referenced to device ground unless otherwise specified. Note 3: Receiver enable to output valid high or low from shutdown is typically 2s.
TYPICAL PERFORMANCE CHARACTERISTICS
Transmitter Output Current vs Temperature
13 VCC = 5V VEE = -5V
OUTPUT CURRENT (mA)
13 TA = 25C VCC = 5V VEE = -5V 12
12
OUTPUT CURRENT (mA)
11
TIME (ns)
10
9 -50 -25
0
50 75 25 TEMPERATURE (C)
UW
100
1346A G01
Transmitter Output Current vs Output Voltage
20
Transmitter Output Skew vs Temperature
VCC = 5V VEE = -5V 15
11
10
10
5
125
9 -2.0 -1.5 -1.0 -0.5 0 0.5 1.0 OUTPUT VOLTAGE (V)
1.5
2.0
0 -50 -25
0
50 75 25 TEMPERATURE (C)
100
125
1346A G02
1346A G03
3
LTC1346A TYPICAL PERFORMANCE CHARACTERISTICS
Receiver tPLH - tPHL vs Temperature
20 VCC = 5V VEE = -5V 15
CURRENT (mA)
TIME (ns)
CURRENT (mA)
10
5
0 -50 -25
0
50 75 25 TEMPERATURE (C)
Transmitter Output Waveforms
INPUT 5V/DIV
OUTPUT 0.2V/DIV
PIN FUNCTIONS
VEE (Pin 1): Negative Supply, - 4.75V VEE - 5.25V VCC (Pin 2): Positive Supply, 4.75V VCC 5.25V GND (Pin 3): Ground T1 (Pin 4): Transmitter 1 Input, TTL Compatible T2 (Pin 5): Transmitter 2 Input, TTL Compatible T3 (Pin 6): Transmitter 3 Input, TTL Compatible S1 (Pin 7): Select Input 1, TTL Compatible S2 (Pin 8): Select Input 2, TTL Compatible R3 (Pin 9): Receiver 3 Output, TTL Compatible R2 (Pin 10): Receiver 2 Output, TTL Compatible R1 (Pin 11): Receiver 1 Output, TTL Compatible S0 (Pin 12): Select Input 0, TTL Compatible B1 (Pin 13): Receiver 1 Inverting Input A1 (Pin 14): Receiver 1 Noninverting Input B2 (Pin 15): Receiver 2 Inverting Input A2 (Pin 16): Receiver 2 Noninverting Input B3 (Pin 17): Receiver 3 Inverting Input A3 (Pin 18): Receiver 3 Noninverting Input Z3 (Pin 19): Transmitter 3 Inverting Output Y3 (Pin 20): Transmitter 3 Noninverting Output Z2 (Pin 21): Transmitter 2 Inverting Output Y2 (Pin 22): Transmitter 2 Noninverting Output Z1 (Pin 23): Transmitter 1 Inverting Output Y1 (Pin 24): Transmitter 1 Noninverting Output
4
UW
100
1346A G04
ICC Supply Current vs Temperature
45 LOADED 40 VCC = 5V VEE = -5V 7.0
CURRENT (mA)
IEE Supply Current vs Temperature
7.5 -25 VCC = 5V VEE = -5V -30 NO LOAD -35 -6.0 -5.5 CURRENT (mA) -5.0
35
6.5
NO LOAD 30 6.0
LOADED -40 -6.5
125
25 -50 -25
0
50 75 25 TEMPERATURE (C)
100
5.5 125
-45 -50 -25
0
50 75 25 TEMPERATURE (C)
100
-7.0 125
1346A G05
1346A G06
Receiver Output Waveforms
INPUT A-B 1V/DIV INPUT S0 5V/DIV OUTPUT 5V/DIV OUTPUT 5V/DIV
Receiver Enable from Shutdown
INPUT 0.2V/DIV
1346A G07
1346A G08
1346A G09
U
U
U
LTC1346A
FU CTIO TABLES
Transmitter and Receiver Configuration
S0 0 1 0 1 0 1 0 1 S1 0 0 1 1 0 0 1 1 S2 0 0 0 0 1 1 1 1 DX ON -- -- 1, 2, 3 1, 2, 3 1, 2 1, 2 1, 2, 3 1, 2, 3 RX ON 1, 2, 3 -- 1, 2 -- 1, 2, 3 -- 1, 2, 3 -- Description All RX ON, All DX OFF All OFF, Shutdown DCE Mode DCE Mode, All RX OFF DTE Mode DTE Mode, All RX OFF All ON All DX ON, All RX OFF
TEST CIRCUITS
Y 50 T Y VOD Z B 50 VOC = (VY + VZ)/2 Z 50 125 50 125 A R S0 15pF VOS
U
U
Transmitter
INPUTS CONFIGURATION S0 S1 S2 All OFF Shutdown DCE or All ON DCE or All ON DTE DTE 0 1 X X X X 0 0 1 1 0 0 0 0 X X 1 1 X X 0 1 0 1 Z Z 0 1 0 1 OUTPUTS T Y1 AND Y2 Z1 AND Z2 Y3 Z3 Z Z 1 0 1 0 Z Z 0 1 Z Z Z Z 1 0 Z Z
Receiver
INPUTS CONFIGURATION S0 S1 S2 All Rx ON All Rx ON Shutdown DCE DCE Disabled DTE or All ON DTE or All ON Disabled 0 0 1 0 0 1 0 0 1 0 0 0 1 1 1 X X X 0 0 0 0 0 0 1 1 1 A-B - 0.2V 0.2V X - 0.2V 0.2V X - 0.2V 0.2V X OUTPUTS R1 AND R2 0 1 Z 0 1 Z 0 1 Z R3 0 1 Z Z Z Z 0 1 Z
LTC1346A * F01
Figure 1. V.35 Transmitter/Receiver Test Circuit
VCC SW1 RECEIVER OUTPUT CL 1k
SW2
LTC1346A * F02
Figure 2. Receiver Output Enable and Disable Timing Test Load
5
LTC1346A
SWITCHI G TI E WAVEFOR S
3V T 0V t PLH VO Y-Z -VO Z VO Y tSKEW tSKEW
LTC1346A * F03
1.5V
50% 10% tr
Figure 3. V.35 Transmitter Propagation Delays
V OD /2 A-B -VOD /2 0V
f = 1MHz: t r 10ns: t f 10ns
t PLH VOH R VOL 1.5V OUTPUT
Figure 4. V.35 Receiver Propagation Delays
3V S0 0V t ZL 5V R VOL t ZH VOH R 0V
LTC1346A * F05
1.5V
Figure 5. Receiver Enable and Disable Times
6
W
W
U
f = 1MHz: t r 10ns: t f 10ns
1.5V t PHL
90%
VDIFF = V(Y) - V(Z) 1/2 VO
90% 50% 10% tf
INPUT
0V t PHL 1.5V
LTC1346A * F04
f = 1MHz: t r 10ns: t f 10ns
1.5V t LZ
1.5V OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH 1.5V t HZ 0.5V 0.5V
LTC1346A
APPLICATIONS INFORMATION
Review of CCITT Recommendation V.35 Electrical Specifications V.35 is a CCITT recommendation for synchronous data transmission via modems. Appendix 2 of the recommendation describes the electrical specifications which are summarized below: 1. The interface cable is a balanced twisted pair with 80 to 120 impedance. 2. The transmitter's source impedance is between 50 and 150. 3. The transmitter's resistance between shorted terminals and ground is 150 15. 4. When terminated by a 100 resistive load, the terminal-to-terminal voltage should be 0.55V 20%. 5. The transmitter's rise time should be less than 1% of the signal pulse or 40ns, whichever is greater. 6. The common mode voltage at the transmitter output should not exceed 0.6V. 7. The receiver impedance is 100 10. 8. The receiver impedance to ground is 150 15. 9. The transmitter or receiver should not be damaged by connection to earth ground, short-circuiting or cross connection to other lines. 10. No data errors should occur with 2V common mode change at either the transmitter/receiver or 4V ground potential difference between transmitter and receiver. Cable Termination Each end of the cable connected to an LTC1346A must be terminated by an external Y- or -resistor network for proper operation. The Y-termination has two series connected 50 resistors and a 125 resistor connected between ground and the center tap of the two 50 resistors as shown in Figure 6. The alternative -termination has a 120 resistor across the twisted wires and two 300 resistors between each wire and ground. Standard 1/8W, 5% surface mount resistors can be used for the termination network. To maintain the proper differential output swing, the resistor tolerance must be 5% or better. A termination network that combines all the resistors into an SO-14 package is available from: BI Technologies (Formerly Beckman Industrial) Resistor Networks 4200 Bonita Place Fullerton, CA 92635 Phone: (714) 447-2357 FAX: (714) 447-2500 Part #: BI Technologies 627T500/1250 (SOIC) 899TR50/125 (DIP)
Figure 6. Y- and -Termination Networks
U
W
U
U
50
125
50 Y
300 120 300
LTC1346A * F06
7
LTC1346A
APPLICATIONS INFORMATION
VCC CHIP BOUNDARY 11mA
T 50 Z
Figure 7. Simplified Transmitter Schematic
Theory of Operation The transmitter outputs consist of complementary switched-current sources as shown in Figure 7. With a logic zero at the transmitter input, the inverting output Z sources 11mA and the noninverting output Y sinks 11mA. The differential transmitter output voltage is then set by the termination resistors. With two differential 50 resistors at each end of the cable, the voltage is set to (50)(11mA) = 0.55V. With a logic 1 at the transmitter input, output Z sinks 11mA and Y sources 11mA. The common mode voltage of Y and Z is 0V when both current sources are matched and there is no ground potential difference between the cable terminations. The transmitter current sources have a common mode range of 2V, which allows for a ground difference between cable terminations of 4V. Each receiver input has a 30k resistance to ground and requires external termination to meet the V.35 input impedance specification. The receivers have an input hysteresis of 50mV to improve noise immunity. Three Select pins, S0, S1 and S2, configure the chip as described in Function Tables. When the transmitters and
8
U
W
U
U
Y 50 125
11mA VEE
LTC1346A * F07
receivers are OFF, all outputs are forced into high impedance. The S0 pin can be used as receiver output enable. In shutdown mode, ICC drops to 1A with all transmitters and receivers OFF. When the LTC1346A is enabled from shutdown the transmitters and receivers require 2s to stabilize. Complete V.35 Port Figure 8 shows the schematic of a complete surface mounted, 5V DTE and DCE V.35 port using only three ICs and six capacitors per port. The LTC1346A is used to transmit the clock and data signals and the LT1134A to transmit the control signals. If test signals 140, 141 and 142 are not used, the transmitter inputs should be tied to VCC. RS422/RS485 Applications The receivers on the LTC1346A can be used for RS422 and RS485 applications. Using the test circuit in Figure 9, the LTC1346A receivers are able to successfully extract the data stream from the common mode voltage, meeting RS422 and RS485 requirements as shown in Figures 10 and 11.
LTC1346A
APPLICATIONS INFORMATION
DTE
VCC1 5V 2 0.1F 4 LTC1346A 24 DX 23 22 5 DX 21 18 9 RX 17 16 10 RX 15 14 11 RX 13 3 12 8 7 1 0.1F 1 2 3 4 14 13 12 11 10 9 7 8 B A 1F GND (102) CABLE SHIELD B A 8 T T T T VEE1 -5V BI 627T500/ 1250 (SOIC) T T = 50 BI 627T500/ 1250 (SOIC) T 50 125
VCC1 1F
4
3
22
23 24
4
+
1F
1 LT1134A 2 21 DX
1F
+
1F
1 LT1134A
5
H
DTR (108)
H
6
RX
20
19
DX
7
C
RTS (105)
C
8
RX
18
20
RX
6
E
DSR (107)
E
5
DX
21
18
RX
8
D
CTS (106)
D
7
DX
19
16
RX
10
F
DCD (109)
F
9
DX
17
OPTIONAL SIGNALS
14
RX
12
NN
TM (142)
NN
11
DX
15
17
DX
9
N
RDL (140)
N
10
RX
16
15
DX
11
L
LLB (141)
L
12
RX
14
13
ISO 2593 ISO 2593 34-PIN DTE/DCE 34-PIN DTE/DCE INTERFACE CONNECTOR INTERFACE CONNECTOR
13
LTC1346A * TA08
Figure 8. Complete Single 5V V.35 Interface
+
+
+
U
W
+
U
U
+
DCE
VEE2 -5V 1 0.1F 12 11 10 T 9 1 T 2 3 T 4 5 T 6 7 16 15 14 13 24 23 22 21 20 19 3 7 VCC2 1F 8 12 DX 6 DX 5 DX 4 RX 11 RX 10 LTC1346A 2 0.1F VCC2 5V
P S U W AA Y X V T R
TXD (103)
P S
SCTE (113)
U W
TXC (114)
AA Y
RXC (115)
X V
RXD (104)
T R
+
3
1F
22
23 24 1F
9
LTC1346A
APPLICATIONS INFORMATION
VCC1 5V A LTC485 GND TTL IN B 100 A 100 B LTC1346A GND VEE -5V
LTC1346A * F09
Figure 9. RS422/RS485 Receiver Interface
RECEIVER OUTPUT 5V/DIV
RECEIVER INPUT B A 5V/DIV
LTC1346 * F10
Figure 10. - 7V Common Mode
Multiprotocol Application The LTC1346A can be used in multiprotocol applications where V.35, RS232 and RS422 (used in RS530, RS449 among others) signals may appear at the same port. The LTC1346A switched current source driver is not compatible with RS232 or RS422. However, the outputs when disabled can share lines with RS232 drivers with a shutdown feature such as the LT1030 and RS422 drivers with a disable feature such as the LTC486/LTC487 (Figure 12a).
10
U
W
U
U
VCC2 5V TTL OUT
+-
7V TO - 7V GND POTENTIAL DIFFERENCE
5V 0V
RECEIVER A INPUT B 5V/DIV
15V 10V 5V
0V -5V -10V RECEIVER OUTPUT 5V/DIV
0V
5V 0V
LTC1346 * F11
Figure 11. 12V Common Mode
The LTC1346A driver will not be damaged or load the shared lines when disabled. The LTC1346A receiver can receive V.35, RS232 and RS422 signals as shown in Figure 12b. The LTC1346A receiver is directly compatible with V.35 and RS422. For RS232 signal, the noninverting input of the receiver should be grounded. Because the line termination for each of the protocols is different, some form of termination switching should be included, either the connector (as shown in Figures 12a and 12b) or on the PCB.
LTC1346A
APPLICATIONS INFORMATION U W U U
LT1030
LTC487
V.35 DIFFERENTIAL CONNECTION WITH TERMINATION
RS422 DIFFERENTIAL CONNECTION
RS232 CONNECTION NO CONNECTION
50
CONNECTOR
125
LT1346A LOGIC INPUT
50
1346A F12a
Figure 12a. Multiprotocol Transmitter
V.35 DIFFERENTIAL CONNECTION WITH TERMINATION
RS422 DIFFERENTIAL CONNECTION WITH TERMINATION
RS232 CONNECTION WITH TERMINATION
LT1346A
CONNECTOR
50 125 100 50 5k
LOGIC OUTPUT
1346A F12b
Figure 12b. Multiprotocol Receiver
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
11
LTC1346A
PACKAGE DESCRIPTION
0.291 - 0.299** (7.391 - 7.595) 0.010 - 0.029 x 45 (0.254 - 0.737) 0 - 8 TYP
0.009 - 0.013 (0.229 - 0.330)
NOTE 1 0.016 - 0.050 (0.406 - 1.270)
NOTE: 1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS. *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
RELATED PARTS
PART NUMBER LT1134A LTC1334 LTC1345 DESCRIPTION 5V Only, 4-Driver/4-Receiver RS232 Transceiver 5V Only, Configurable RS232/RS485 Transceiver Single Supply V.35 Transceiver COMMENTS Forms Complete V.35 Interface with LTC1346A Includes On-Chip Charge Pump Single 5V Only, Includes On-Chip Charge Pump
12
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 q FAX: (408) 434-0507 q TELEX: 499-3977
U
Dimensions in inches (millimeters) unless otherwise noted.
SW Package 24-Lead Plastic Small Outline (Wide 0.300)
(LTC DWG # 05-08-1620)
0.598 - 0.614* (15.190 - 15.600) 24 23 22 21 20 19 18 17 16 15 14 13
NOTE 1
0.394 - 0.419 (10.007 - 10.643)
1 0.093 - 0.104 (2.362 - 2.642)
2
3
4
5
6
7
8
9
10
11
12 0.037 - 0.045 (0.940 - 1.143)
0.050 (1.270) TYP
0.004 - 0.012 (0.102 - 0.305)
0.014 - 0.019 (0.356 - 0.482)
S24 (WIDE) 0695
LT/GP 0296 10K * PRINTED IN USA
(c) LINEAR TECHNOLOGY CORPORATION 1995

▲Up To Search▲

Price & Availability of LT1346

	To Download LT1346 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .