 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TS80C31X2 8-bit CMOS Microcontroller ROMless 1. Description TS80C31X2 is high performance CMOS and ROMless versions of the 80C51 CMOS single chip 8-bit microcontroller. The TS80C31X2 retains all features of the TSC80C31 with 128 bytes of internal RAM, a 5-source, 4 priority level interrupt system, an on-chip oscilator and two timer/ counters. In addition, the TS80C31X2 has a dual data pointer, a more versatile serial channel that facilitates multiprocessor communication (EUART) and a X2 speed improvement mechanism. The fully static design of the TS80C31X2 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data. The TS80C31X2 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the timers, the serial port and the interrupt system are still operating. In the power-down mode the RAM is saved and all other functions are inoperative. 2. Features q 80C31 Compatible * 8031 pin and instruction compatible * Four 8-bit I/O ports * Two 16-bit timer/counters * 128 bytes scratchpad RAM q Interrupt Structure with * 5 Interrupt sources, * 4 priority level interrupt system q Full duplex Enhanced UART * Framing error detection * Automatic address recognition q High-Speed Architecture * 40 MHz @ 5V, 30MHz @ 3V * X2 Speed Improvement capability (6 clocks/ machine cycle) 30 MHz @ 5V, 20 MHz @ 3V (Equivalent to 60 MHz @ 5V, 40 MHz @ 3V) q Power Control modes * Idle mode * Power-down mode * Power-off Flag q q Dual Data Pointer Asynchronous port reset q q q Once mode (On-chip Emulation) Power supply: 4.5-5.5V, 2.7-5.5V Temperature ranges: Commercial (0 to 70oC) and Industrial (-40 to 85oC) Packages: PDIL40, PLCC44, VQFP44 1.4, PQFP F1 (13.9 footprint) q Rev. C - 15 January, 2001 1 TS80C31X2 3. Block Diagram RxD XTAL1 XTAL2 ALE/ PROG PSEN CPU EA RD WR (1) (1) Timer 0 Timer 1 INT Ctrl Parallel I/O Ports & Ext. Bus Port 0 Port 1 Port 2 Port 3 EUART RAM 128x8 TxD C51 CORE (1) (1) IB-bus (1) (1) RESET T0 T1 (1) (1) P1 P2 INT0 INT1 P0 P3 (1): Alternate function of Port 3 2 Rev. C - 15 January, 2001 TS80C31X2 4. SFR Mapping The Special Function Registers (SFRs) of the TS80C31X2 fall into the following categories: * C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1 * I/O port registers: P0, P1, P2, P3 * Timer registers: TCON, TH0, TH1, TMOD, TL0, TL1 * Serial I/O port registers: SADDR, SADEN, SBUF, SCON * Power and clock control registers: PCON * Interrupt system registers: IE, IP, IPH * Others: CKCON Table 1. All SFRs with their address and their reset value Bit addressable 0/8 1/9 2/A 3/B Non Bit addressable 4/C 5/D 6/E 7/F F8h F0h E8h E0h D8h D0h C8h C0h B8h B0h A8h A0h 98h 90h 88h 80h IP XXX0 0000 P3 1111 1111 IE 0XX0 0000 P2 1111 1111 SCON 0000 0000 P1 1111 1111 TCON 0000 0000 P0 1111 1111 0/8 TMOD 0000 0000 SP 0000 0111 1/9 TL0 0000 0000 DPL 0000 0000 2/A TL1 0000 0000 DPH 0000 0000 3/B 4/C 5/D 6/E TH0 0000 0000 TH1 0000 0000 CKCON XXXX XXX0 PCON 00X1 0000 7/F SBUF XXXX XXXX SADDR 0000 0000 AUXR1 XXXX XXX0 SADEN 0000 0000 IPH XXX0 0000 PSW 0000 0000 ACC 0000 0000 B 0000 0000 FFh F7h EFh E7h DFh D7h CFh C7h BFh B7h AFh A7h 9Fh 97h 8Fh 87h reserved Rev. C - 15 January, 2001 3 TS80C31X2 5. Pin Configuration P1.0 / T2 P1.1 / T2EX P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 RST P3.0/RxD P3.1/TxD P3.2/INT0 P3.3/INT1 P3.4/T0 P3.5/T1 P3.6/WR P3.7/RD XTAL2 XTAL1 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 VCC VSS1/NIC* P0.1 / A1 P0.2 / A2 P0.3 / A3 P0.4 / A4 P0.5 / A5 P0.6 / A6 P0.7 / A7 EA/VPP ALE/PROG PSEN P2.7 / A15 P2.6 / A14 P2.5 / A13 P2.4 / A12 P2.3 / A11 P2.2 / A10 P2.1 / A9 P2.0 / A8 P1.5 P1.6 P1.7 RST P3.0/RxD NIC* P3.1/TxD P3.2/INT0 P3.3/INT1 P3.4/T0 P3.5/T1 7 8 9 10 11 12 13 14 15 16 17 P0.2/AD2 P0.3/AD3 39 38 37 36 35 34 33 32 31 30 29 P0.0 / A0 P1.4 P1.3 P1.2 P1.1 P1.0 P0.0/AD0 P0.1/AD1 6 5 4 3 2 1 44 43 42 41 40 P0.4/AD4 P0.5/AD5 P0.6/AD6 P0.7/AD7 EA NIC* ALE PSEN P2.7/A15 P2.6/A14 P2.5/A13 PDIL/ CDIL40 PLCC44 18 19 20 21 22 23 24 25 26 27 28 P3.6/WR NIC* P2.0/A8 XTAL2 XTAL1 P2.2/A10 P2.3/A11 P2.4/A12 P3.7/RD P2.1/A9 VSS VSS1/NIC* P0.0/AD0 P0.1/AD1 P0.2/AD2 44 43 42 41 40 39 38 37 36 35 34 P1.5 P1.6 P1.7 RST P3.0/RxD NIC* P3.1/TxD P3.2/INT0 P3.3/INT1 P3.4/T0 P3.5/T1 1 2 3 4 5 6 7 8 9 10 11 33 32 31 30 29 28 27 26 25 24 23 P0.4/AD4 P0.5/AD5 P0.6/AD6 P0.7/AD7 EA NIC* ALE PSEN P2.7/A15 P2.6/A14 P2.5/A13 PQFP44 VQFP44 12 13 14 15 16 17 18 19 20 21 22 XTAL1 NIC* P2.0/A8 XTAL2 P2.3/A11 P2.4/A12 P2.1/A9 VSS P2.2/A10 P3.6/WR P3.7/RD *NIC: No Internal Connection 4 P0.3/AD3 VCC P1.4 P1.3 P1.2 P1.1 P1.0 VCC Rev. C - 15 January, 2001 TS80C31X2 Table 2. Pin Description for 40/44 pin packages MNEMONIC VSS Vss1 VCC P0.0-P0.7 PIN NUMBER DIL 20 LCC 22 1 44 43-36 VQFP 1.4 16 39 38 37-30 TYPE I I I I/O NAME AND FUNCTION Ground: 0V reference Optional Ground: Contact the Sales Office for ground connection. Power Supply: This is the power supply voltage for normal, idle and powerdown operation Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below. RXD (P3.0): Serial input port TXD (P3.1): Serial output port INT0 (P3.2): External interrupt 0 INT1 (P3.3): External interrupt 1 T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to VSS permits a power-on reset using only an external capacitor to VCC. Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. Program Store ENable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations. Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. Crystal 2: Output from the inverting oscillator amplifier 40 39-32 P1.0-P1.7 1-8 2-9 40-44 1-3 I/O P2.0-P2.7 21-28 24-31 18-25 I/O P3.0-P3.7 10-17 11, 13-19 5, 7-13 I/O 10 11 12 13 14 15 16 17 9 11 13 14 15 16 17 18 19 10 5 7 8 9 10 11 12 13 4 I O I I I I O O I Reset ALE 30 33 27 O (I) PSEN 29 32 26 O EA XTAL1 XTAL2 31 19 18 35 21 20 29 15 14 I I O Rev. C - 15 January, 2001 5 TS80C31X2 6. TS80C31X2 Enhanced Features In comparison to the original 80C31, the TS80C31X2 implements some new features, which are: * The X2 option. * The Dual Data Pointer. * The 4 level interrupt priority system. * The power-off flag. * The ONCE mode. * Enhanced UART 6.1 X2 Feature The TS80C31X2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages: q q q q Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power. Save power consumption while keeping same CPU power (oscillator power saving). Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes. Increase CPU power by 2 while keeping same crystal frequency. In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software. 6.1.1 Description The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is validated on XTAL1/2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 2. shows the mode switching waveforms. XTAL1 FXTAL 2 XTAL1:2 0 1 FOSC state machine: 6 clock cycles. CPU control X2 CKCON reg Figure 1. Clock Generation Diagram 6 Rev. C - 15 January, 2001 TS80C31X2 XTAL1 XTAL1:2 X2 bit CPU clock STD Mode X2 Mode STD Mode Figure 2. Mode Switching Waveforms The X2 bit in the CKCON register (See Table 3.) allows to switch from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode). CAUTION In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate. Rev. C - 15 January, 2001 7 TS80C31X2 Table 3. CKCON Register CKCON - Clock Control Register (8Fh) 7 Bit Number 7 6 Bit Mnemonic - 5 - 4 - 3 Description 2 - 1 - 0 X2 Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. CPU and peripheral clock bit Clear to select 12 clock periods per machine cycle (STD mode, FOSC=FXTAL/2). Set to select 6 clock periods per machine cycle (X2 mode, FOSC=FXTAL). 6 - 5 - 4 - 3 - 2 - 1 - 0 X2 Reset Value = XXXX XXX0b Not bit addressable For further details on the X2 feature, please refer to ANM072 available on the web (http://www.atmel-wm.com) 8 Rev. C - 15 January, 2001 TS80C31X2 6.2 Dual Data Pointer Register Ddptr The additional data pointer can be used to speed up code execution and reduce code size in a number of ways. The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 (See Table 5.) that allows the program code to switch between them (Refer to Figure 3). External Data Memory 7 0 DPS DPTR1 DPTR0 AUXR1(A2H) DPH(83H) DPL(82H) Figure 3. Use of Dual Pointer Rev. C - 15 January, 2001 9 TS80C31X2 Table 4. AUXR1: Auxiliary Register 1 7 Bit Number 7 6 Bit Mnemonic - 5 - 4 - 3 Description 2 - 1 - 0 DPS Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Data Pointer Selection Clear to select DPTR0. Set to select DPTR1. 6 - 5 - 4 - 3 - 2 - 1 - 0 DPS Reset Value = XXXX XXX0 Not bit addressable Application Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer. 10 Rev. C - 15 January, 2001 TS80C31X2 ASSEMBLY LANGUAGE ; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added ; 00A2 AUXR1 EQU 0A2H ; 0000 909000MOV DPTR,#SOURCE 0003 05A2 INC AUXR1 0005 90A000 MOV DPTR,#DEST 0008 LOOP: 0008 05A2 INC AUXR1 000A E0 MOVX A,@DPTR 000B A3 INC DPTR 000C 05A2 INC AUXR1 000E F0 MOVX @DPTR,A 000F A3 INC DPTR 0010 70F6 JNZ LOOP 0012 05A2 INC AUXR1 ; address of SOURCE ; switch data pointers ; address of DEST ; switch data pointers ; get a byte from SOURCE ; increment SOURCE address ; switch data pointers ; write the byte to DEST ; increment DEST address ; check for 0 terminator ; (optional) restore DPS INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state. Rev. C - 15 January, 2001 11 TS80C31X2 6.3 TS80C31X2 Serial I/O Port The serial I/O port in the TS80C31X2 is compatible with the serial I/O port in the 80C31. It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates Serial I/O port includes the following enhancements: q q Framing error detection Automatic address recognition 6.3.1 Framing Error Detection Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 4). SM0/FE SM1 SM2 REN TB8 RB8 TI RI SCON (98h) Set FE bit if stop bit is 0 (framing error) (SMOD0 = 1) SM0 to UART mode control (SMOD = 0) SMOD1 SMOD0 POF GF1 GF0 PD IDL PCON (87h) To UART framing error control Figure 4. Framing Error Block Diagram When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 5.) bit is set. 12 Rev. C - 15 January, 2001 TS80C31X2 Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 5. and Figure 6.). RXD D0 D1 D2 D3 D4 D5 D6 D7 Start bit RI SMOD0=X FE SMOD0=1 Data byte Stop bit Figure 5. UART Timings in Mode 1 RXD D0 D1 D2 D3 D4 D5 D6 D7 D8 Start bit RI SMOD0=0 RI SMOD0=1 FE SMOD0=1 Data byte Ninth Stop bit bit Figure 6. UART Timings in Modes 2 and 3 6.3.2 Automatic Address Recognition The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set). Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices. If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit. To support automatic address recognition, a device is identified by a given address and a broadcast address. NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect). Rev. C - 15 January, 2001 13 TS80C31X2 6.3.3 Given Address Each device has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example: SADDR SADEN Given 0101 0110b 1111 1100b 0101 01XXb The following is an example of how to use given addresses to address different slaves: Slave A: SADDR SADEN Given SADDR SADEN Given SADDR SADEN Given 1111 0001b 1111 1010b 1111 0X0Xb 1111 0011b 1111 1001b 1111 0XX1b 1111 0010b 1111 1101b 1111 00X1b Slave B: Slave C: The SADEN byte is selected so that each slave may be addressed separately. For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b). For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b). To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b). 6.3.4 Broadcast Address A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.: SADDR SADEN Broadcast =SADDR OR SADEN 0101 0110b 1111 1100b 1111 111Xb The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses: Slave A: SADDR 1111 0001b SADEN 1111 1010b Broadcast 1111 1X11b, SADDR 1111 0011b SADEN 1111 1001b Broadcast 1111 1X11B, SADDR= 1111 0010b SADEN 1111 1101b Broadcast 1111 1111b Slave B: Slave C: For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh. 14 Rev. C - 15 January, 2001 TS80C31X2 6.3.5 Reset Addresses On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition. SADEN - Slave Address Mask Register (B9h) 7 6 5 4 3 2 1 0 Reset Value = 0000 0000b Not bit addressable SADDR - Slave Address Register (A9h) 7 6 5 4 3 2 1 0 Reset Value = 0000 0000b Not bit addressable Rev. C - 15 January, 2001 15 TS80C31X2 Table 5. SCON Register SCON - Serial Control Register (98h) 7 FE/SM0 Bit Number 6 SM1 Bit Mnemonic 5 SM2 4 REN 3 TB8 Description Framing Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected. SMOD0 must be set to enable access to the FE bit Serial port Mode bit 0 Refer to SM1 for serial port mode selection. SMOD0 must be cleared to enable access to the SM0 bit Serial port Mode bit 1 SM0 SM1 6 SM1 0 0 1 1 0 1 0 1 Mode 0 1 2 3 Description Shift Register 8-bit UART 9-bit UART 9-bit UART Baud Rate FXTAL/12 (/6 in X2 mode) Variable FXTAL/64 or FXTAL/32 (/32, /16 in X2 mode) Variable 2 RB8 1 TI 0 RI 7 FE SM0 5 SM2 Serial port Mode 2 bit / Multiprocessor Communication Enable bit Clear to disable multiprocessor communication feature. Set to enable multiprocessor communication feature in mode 2 and 3, and eventually mode 1. This bit should be cleared in mode 0. Reception Enable bit Clear to disable serial reception. Set to enable serial reception. Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3. Clear to transmit a logic 0 in the 9th bit. Set to transmit a logic 1 in the 9th bit. Receiver Bit 8 / Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used. Transmit Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other modes. Receive Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0, see Figure 5. and Figure 6. in the other modes. 4 REN 3 TB8 2 RB8 1 TI 0 RI Reset Value = 0000 0000b Bit addressable 16 Rev. C - 15 January, 2001 TS80C31X2 Table 6. PCON Register PCON - Power Control Register (87h) 7 SMOD1 Bit Number 7 6 SMOD0 Bit Mnemonic SMOD1 5 - 4 POF 3 GF1 Description 2 GF0 1 PD 0 IDL Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3. Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register. Reserved The value read from this bit is indeterminate. Do not set this bit. Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software. General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode. Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode. 6 SMOD0 5 - 4 POF 3 GF1 2 GF0 1 PD 0 IDL Reset Value = 00X1 0000b Not bit addressable Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit. Rev. C - 15 January, 2001 17 TS80C31X2 6.4 Interrupt System The TS80C31X2 has a total of 5 interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (timers 0 and 1) and the serial port interrupt. These interrupts are shown in Figure 7. High priority interrupt 3 INT0 IE0 0 3 TF0 0 3 INT1 IE1 0 3 TF1 0 RI TI 3 0 IPH, IP Interrupt polling sequence, decreasing from high to low priority Individual Enable Global Disable Low priority interrupt Figure 7. Interrupt Control System Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 8.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once. Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 9.) and in the Interrupt Priority High register (See Table 10.). shows the bit values and priority levels associated with each combination. 18 Rev. C - 15 January, 2001 TS80C31X2 Table 7. Priority Level Bit Values IPH.x 0 0 1 1 IP.x 0 1 0 1 Interrupt Level Priority 0 (Lowest) 1 2 3 (Highest) A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source. If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence. Table 8. IE Register IE - Interrupt Enable Register (A8h) 7 EA Bit Number 6 Bit Mnemonic 5 4 ES 3 ET1 Description Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt enable bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt. Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt. External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1. Timer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt. External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0. 2 EX1 1 ET0 0 EX0 7 EA 6 - 5 - 4 ES 3 ET1 2 EX1 1 ET0 0 EX0 Reset Value = 0XX0 0000b Bit addressable Table 9. IP Register Rev. C - 15 January, 2001 19 TS80C31X2 IP - Interrupt Priority Register (B8h) 7 Bit Number 7 6 Bit Mnemonic - 5 - 4 PS 3 PT1 Description 2 PX1 1 PT0 0 PX0 Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Serial port Priority bit Refer to PSH for priority level. Timer 1 overflow interrupt Priority bit Refer to PT1H for priority level. External interrupt 1 Priority bit Refer to PX1H for priority level. Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level. External interrupt 0 Priority bit Refer to PX0H for priority level. 6 - 5 - 4 PS 3 PT1 2 PX1 1 PT0 0 PX0 Reset Value = XXX0 0000b Bit addressable 20 Rev. C - 15 January, 2001 TS80C31X2 Table 10. IPH Register IPH - Interrupt Priority High Register (B7h) 7 Bit Number 7 6 Bit Mnemonic - 5 - 4 PSH 3 PT1H Description 2 PX1H 1 PT0H 0 PX0H Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Serial port Priority High bit PSH PS 0 0 0 1 1 0 1 1 6 - 5 - 4 PSH Priority Level Lowest Highest 3 PT1H Timer 1 overflow interrupt Priority High bit PT1H PT1 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest External interrupt 1 Priority High bit PX1H PX1 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest Timer 0 overflow interrupt Priority High bit PT0H PT0 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest External interrupt 0 Priority High bit PX0H PX0 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest 2 PX1H 1 PT0H 0 PX0H Reset Value = XXX0 0000b Not bit addressable Rev. C - 15 January, 2001 21 TS80C31X2 6.5 Idle mode An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels. There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle. The flag bits GF0 and GF1 can be used to give and indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits. The over way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset. 6.6 Power-Down Mode To save maximum power, a power-down mode can be invoked by software (Refer to Table 6., PCON register). In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. VCC can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before VCC is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize. Only external interrupts INT0 and INT1 are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input. Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 8. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C31X2 into power-down mode. INT0 INT1 XTAL1 Active phase Power-down phase Oscillator restart phase Active phase Figure 8. Power-Down Exit Waveform Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs. Exit from power-down by either reset or external interrupt does not affect the internal RAM content. NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered. 22 Rev. C - 15 January, 2001 TS80C31X2 Table 11. The state of ports during idle and power-down modes Mode Idle Power Down Program Memory External External ALE 1 0 PSEN 1 0 PORT0 Floating Floating PORT1 Port Data Port Data PORT2 Address Port Data PORT3 Port Data Port Data Rev. C - 15 January, 2001 23 TS80C31X2 6.7 ONCETM Mode (ON Chip Emulation) The ONCE mode facilitates testing and debugging of systems using TS80C31X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C31X2; the following sequence must be exercised: q q Pull ALE low while the device is in reset (RST high) and PSEN is high. Hold ALE low as RST is deactivated. While the TS80C31X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode. Normal operation is restored when normal reset is applied. Table 12. External Pin Status during ONCE Mode ALE Weak pull-up PSEN Weak pull-up Port 0 Float Port 1 Weak pull-up Port 2 Weak pull-up Port 3 Weak pull-up XTAL1/2 Active 24 Rev. C - 15 January, 2001 TS80C31X2 6.8 Power-Off Flag The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset. A cold start reset is the one induced by VCC switch-on. A warm start reset occurs while VCC is still applied to the device and could be generated for example by an exit from power-down. The power-off flag (POF) is located in PCON register (See Table 13.). POF is set by hardware when VCC rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset. The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value. Table 13. PCON Register PCON - Power Control Register (87h) 7 SMOD1 Bit Number 7 6 SMOD0 Bit Mnemonic SMOD1 5 - 4 POF 3 GF1 Description 2 GF0 1 PD 0 IDL Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3. Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register. Reserved The value read from this bit is indeterminate. Do not set this bit. Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software. General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode. Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode. 6 SMOD0 5 - 4 POF 3 GF1 2 GF0 1 PD 0 IDL Reset Value = 00X1 0000b Not bit addressable Rev. C - 15 January, 2001 25 TS80C31X2 7. Electrical Characteristics 7.1 Absolute Maximum Ratings (1) Ambiant Temperature Under Bias: C = commercial I = industrial Storage Temperature Voltage on VCC to VSS Voltage on VPP to VSS Voltage on Any Pin to VSS Power Dissipation 0C to 70C -40C to 85C -65C to + 150C -0.5 V to + 7 V -0.5 V to + 13 V -0.5 V to VCC + 0.5 V 1 W(2) NOTES 1. Stresses at or above those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. 2. This value is based on the maximum allowable die temperature and the thermal resistance of the package. 7.2 Power consumption measurement Since the introduction of the first C51 devices, every manufacturer made operating Icc measurements under reset, which made sense for the designs were the CPU was running under reset. In Atmel Wireless & Microcontrollers new devices, the CPU is no more active during reset, so the power consumption is very low but is not really representative of what will happen in the customer system. That's why, while keeping measurements under Reset, Atmel Wireless & Microcontrollers presents a new way to measure the operating Icc: Using an internal test ROM, the following code is executed: Label: SJMP Label (80 FE) Ports 1, 2, 3 are disconnected, Port 0 is tied to FFh, EA = Vcc, RST = Vss, XTAL2 is not connected and XTAL1 is driven by the clock. This is much more representative of the real operating Icc. 26 Rev. C - 15 January, 2001 TS80C31X2 7.3 DC Parameters for Standard Voltage TA = 0C to +70C; VSS = 0 V; VCC = 5 V 10%; F = 0 to 40 MHz. TA = -40C to +85C; VSS = 0 V; VCC = 5 V 10%; F = 0 to 40 MHz. Table 14. DC Parameters in Standard Voltage Symbol VIL VIH VIH1 VOL Parameter Input Low Voltage Input High Voltage except XTAL1, RST Input High Voltage, XTAL1, RST Output Low Voltage, ports 1, 2, 3 (6) Min -0.5 0.2 VCC + 0.9 0.7 VCC Typ Max 0.2 VCC - 0.1 VCC + 0.5 VCC + 0.5 0.3 0.45 1.0 Unit V V V V V V Test Conditions IOL = 100 A(4) IOL = 1.6 mA(4) IOL = 3.5 mA(4) IOL = 200 A(4) IOL = 3.2 mA(4) IOL = 7.0 mA(4) IOL = 100 A(4) IOL = 1.6 mA(4) IOL = 3.5 mA(4) IOH = -10 A IOH = -30 A IOH = -60 A VCC = 5 V 10% VOL1 Output Low Voltage, port 0 (6) 0.3 0.45 1.0 V V V VOL2 Output Low Voltage, ALE, PSEN 0.3 0.45 1.0 V V V VOH Output High Voltage, ports 1, 2, 3 VCC - 0.3 VCC - 0.7 VCC - 1.5 V V V VOH1 Output High Voltage, port 0 VCC - 0.3 VCC - 0.7 VCC - 1.5 V V V IOH = -200 A IOH = -3.2 mA IOH = -7.0 mA VCC = 5 V 10% VOH2 Output High Voltage,ALE, PSEN VCC - 0.3 VCC - 0.7 VCC - 1.5 V V V IOH = -100 A IOH = -1.6 mA IOH = -3.5 mA VCC = 5 V 10% RRST IIL ILI ITL CIO IPD ICC under RESET RST Pulldown Resistor Logical 0 Input Current ports 1, 2 and 3 Input Leakage Current Logical 1 to 0 Transition Current, ports 1, 2, 3 Capacitance of I/O Buffer 50 90 (5) 200 -50 10 -650 10 k A A A pF A Vin = 0.45 V 0.45 V < Vin < VCC Vin = 2.0 V Fc = 1 MHz TA = 25C 2.0 V < VCC < 5.5 V(3) VCC = 5.5 V(1) mA Power Down Current Power Supply Current Maximum values, X1 mode: (7) 20 (5) 50 1 + 0.4 Freq (MHz) @12MHz 5.8 @16MHz 7.4 Rev. C - 15 January, 2001 27 TS80C31X2 Symbol ICC operating Parameter Power Supply Current Maximum values, X1 mode: (7) Min Typ Max 3 + 0.6 Freq (MHz) @12MHz 10.2 @16MHz 12.6 Unit mA Test Conditions VCC = 5.5 V(8) ICC idle Power Supply Current Maximum values, X1 mode: (7) 0.25+0.3Freq (MHz) @12MHz 3.9 @16MHz 5.1 mA VCC = 5.5 V(2) 7.4 DC Parameters for Low Voltage TA = 0C to +70C; VSS = 0 V; VCC = 2.7 V to 5.5 V 10%; F = 0 to 30 MHz. TA = -40C to +85C; VSS = 0 V; VCC = 2.7 V to 5.5 V 10%; F = 0 to 30 MHz. Table 15. DC Parameters for Low Voltage Symbol VIL VIH VIH1 VOL VOL1 VOH VOH1 IIL ILI ITL RRST CIO Parameter Input Low Voltage Input High Voltage except XTAL1, RST Input High Voltage, XTAL1, RST Output Low Voltage, ports 1, 2, 3 (6) Output Low Voltage, port 0, ALE, PSEN (6) Output High Voltage, ports 1, 2, 3 Output High Voltage, port 0, ALE, PSEN Logical 0 Input Current ports 1, 2 and 3 Input Leakage Current Logical 1 to 0 Transition Current, ports 1, 2, 3 RST Pulldown Resistor Capacitance of I/O Buffer Min -0.5 0.2 VCC + 0.9 0.7 VCC Typ Max 0.2 VCC - 0.1 VCC + 0.5 VCC + 0.5 0.45 0.45 Unit V V V V V V V Test Conditions IOL = 0.8 mA(4) IOL = 1.6 mA(4) IOH = -10 A IOH = -40 A Vin = 0.45 V 0.45 V < Vin < VCC Vin = 2.0 V 0.9 VCC 0.9 VCC -50 10 -650 50 90 (5) 200 10 A A A k pF A Fc = 1 MHz TA = 25C VCC = 2.0 V to 5.5 V(3) VCC = 2.0 V to 3.3 V(3) IPD Power Down Current 20 (5) 10 (5) 50 30 ICC under RESET ICC operating Power Supply Current Maximum values, X1 mode: (7) 1 + 0.2 Freq (MHz) @12MHz 3.4 @16MHz 4.2 1 + 0.3 Freq (MHz) @12MHz 4.6 @16MHz 5.8 VCC = 3.3 V(1) mA Power Supply Current Maximum values, X1 mode: (7) VCC = 3.3 V(8) mA 28 Rev. C - 15 January, 2001 TS80C31X2 Symbol ICC idle Parameter Power Supply Current Maximum values, X1 mode: (7) Min Typ Max 0.15 Freq (MHz) + 0.2 @12MHz 2 @16MHz 2.6 Unit mA Test Conditions VCC = 3.3 V(2) NOTES 1. ICC under reset is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns (see Figure 13.), VIL = VSS + 0.5 V, VIH = VCC - 0.5V; XTAL2 N.C.; EA = RST = Port 0 = VCC. ICC would be slightly higher if a crystal oscillator used.. 2. Idle ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + 0.5 V, VIH = VCC - 0.5 V; XTAL2 N.C; Port 0 = VCC; EA = RST = VSS (see Figure 11.). 3. Power Down ICC is measured with all output pins disconnected; EA = VSS, PORT 0 = VCC; XTAL2 NC.; RST = VSS (see Figure 12.). 4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLs of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi VOL peak 0.6V. A Schmitt Trigger use is not necessary. 5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V. 6. Under steady state (non-transient) conditions, IOL must be externally limited as follows: Maximum IOL per port pin: 10 mA Maximum IOL per 8-bit port: Port 0: 26 mA Ports 1, 2 and 3: 15 mA Maximum total IOL for all output pins: 71 mA If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions. 7. For other values, please contact your sales office. 8. Operating ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns (see Figure 13.), VIL = VSS + 0.5 V, VIH = VCC - 0.5V; XTAL2 N.C.; EA = Port 0 = VCC; RST = VSS. The internal ROM runs the code 80 FE (label: SJMP label). ICC would be slightly higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case. VCC ICC VCC VCC RST (NC) CLOCK SIGNAL XTAL2 XTAL1 VSS All other pins are disconnected. P0 EA VCC Figure 9. ICC Test Condition, under reset Rev. C - 15 January, 2001 29 TS80C31X2 VCC ICC VCC Reset = Vss after a high pulse during at least 24 clock cycles RST (NC) CLOCK SIGNAL XTAL2 XTAL1 VSS All other pins are disconnected. P0 EA VCC Figure 10. Operating ICC Test Condition VCC ICC VCC Reset = Vss after a high pulse during at least 24 clock cycles RST (NC) CLOCK SIGNAL XTAL2 XTAL1 VSS P0 EA VCC All other pins are disconnected. Figure 11. ICC Test Condition, Idle Mode VCC ICC VCC Reset = Vss after a high pulse during at least 24 clock cycles RST (NC) XTAL2 XTAL1 VSS All other pins are disconnected. P0 EA VCC Figure 12. ICC Test Condition, Power-Down Mode VCC-0.5V 0.45V TCLCH TCHCL TCLCH = TCHCL = 5ns. 0.7VCC 0.2VCC-0.1 Figure 13. Clock Signal Waveform for ICC Tests in Active and Idle Modes 30 Rev. C - 15 January, 2001 TS80C31X2 7.5 AC Parameters 7.5.1 Explanation of the AC Symbols Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for. Example:TAVLL = Time for Address Valid to ALE Low. TLLPL = Time for ALE Low to PSEN Low. TA TA TA TA = = = = 0 to +70C (commercial temperature range); VSS = -40C to +85C (industrial temperature range); VSS 0 to +70C (commercial temperature range); VSS = -40C to +85C (industrial temperature range); VSS 0 V; VCC = 5 V 10%; -M and -V ranges. = 0 V; VCC = 5 V 10%; -M and -V ranges. 0 V; 2.7 V < VCC < 5.5 V; -L range. = 0 V; 2.7 V < VCC < 5.5 V; -L range. Table 16. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and PSEN signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded. Table 16. Load Capacitance versus speed range, in pF Port 0 Port 1, 2, 3 ALE / PSEN -M 100 80 100 -V 50 50 30 -L 100 80 100 Table 18., Table 21. and Table 24. give the description of each AC symbols. Table 19., Table 22. and Table 25. give for each range the AC parameter. Table 20., Table 23. and Table 26. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade: Table 17. Max frequency for derating formula regarding the speed grade Freq (MHz) T (ns) -M X1 mode 40 25 -M X2 mode 20 50 -V X1 mode 40 25 -V X2 mode 30 33.3 -L X1 mode 30 33.3 -L X2 mode 20 50 Example: TLLIV in X2 mode for a -V part at 20 MHz (T = 1/20E6 = 50 ns): x= 25 (Table 20.) T= 50ns TLLIV= 2T - x = 2 x 50 - 25 = 75ns Rev. C - 15 January, 2001 31 TS80C31X2 7.5.2 External Program Memory Characteristics Table 18. Symbol Description Symbol T TLHLL TAVLL TLLAX TLLIV TLLPL TPLPH TPLIV TPXIX TPXIZ TPXAV TAVIV TPLAZ Oscillator clock period ALE pulse width Address Valid to ALE Address Hold After ALE ALE to Valid Instruction In ALE to PSEN PSEN Pulse Width PSEN to Valid Instruction In Input Instruction Hold After PSEN Input Instruction FloatAfter PSEN PSEN to Address Valid Address to Valid Instruction In PSEN Low to Address Float Parameter Table 19. AC Parameters for Fix Clock Speed -M 40 MHz -V X2 mode 30 MHz 60 MHz equiv. Min 33 25 4 4 70 15 55 35 0 18 85 10 0 12 53 10 9 35 25 0 20 95 10 45 17 60 50 0 10 80 10 -V standard mode 40 MHz -L X2 mode 20 MHz 40 MHz equiv. Min 50 35 5 5 -L standard mode 30 MHz Min 33 52 13 13 Units Symbol T TLHLL TAVLL TLLAX TLLIV TLLPL TPLPH TPLIV TPXIX TPXIZ TAVIV TPLAZ Min 25 40 10 10 Max Max Min 25 42 12 12 Max Max Max ns ns ns ns 98 ns ns ns 55 ns ns 18 122 10 ns ns ns 78 10 50 65 18 75 30 0 32 Rev. C - 15 January, 2001 TS80C31X2 Table 20. AC Parameters for a Variable Clock: derating formula Symbol TLHLL TAVLL TLLAX TLLIV TLLPL TPLPH TPLIV TPXIX TPXIZ TAVIV TPLAZ Type Min Min Min Max Min Min Max Min Max Max Max Standard Clock 2T-x T-x T-x 4T-x T-x 3T-x 3T-x x T-x 5T-x x X2 Clock T-x 0.5 T - x 0.5 T - x 2T-x 0.5 T - x 1.5 T - x 1.5 T - x x 0.5 T - x 2.5 T - x x -M 10 15 15 30 10 20 40 0 7 40 10 -V 8 13 13 22 8 15 25 0 5 30 10 -L 15 20 20 35 15 25 45 0 15 45 10 Units ns ns ns ns ns ns ns ns ns ns ns 7.5.3 External Program Memory Read Cycle 12 TCLCL TLHLL ALE TLLIV TLLPL TPLPH PSEN TLLAX TAVLL PORT 0 INSTR IN A0-A7 TAVIV PORT 2 ADDRESS OR SFR-P2 ADDRESS A8-A15 ADDRESS A8-A15 TPLIV TPLAZ TPXIX INSTR IN A0-A7 INSTR IN TPXAV TPXIZ Figure 14. External Program Memory Read Cycle Rev. C - 15 January, 2001 33 TS80C31X2 7.5.4 External Data Memory Characteristics Table 21. Symbol Description Symbol TRLRH TWLWH TRLDV TRHDX TRHDZ TLLDV TAVDV TLLWL TAVWL TQVWX TQVWH TWHQX TRLAZ TWHLH RD Pulse Width WR Pulse Width RD to Valid Data In Data Hold After RD Data Float After RD ALE to Valid Data In Address to Valid Data In ALE to WR or RD Address to WR or RD Data Valid to WR Transition Data set-up to WR High Data Hold After WR RD Low to Address Float RD or WR High to ALE high Parameter 34 Rev. C - 15 January, 2001 TS80C31X2 Table 22. AC Parameters for a Fix Clock Speed -M 40 MHz -V X2 mode 30 MHz 60 MHz equiv. Min 85 85 100 0 30 160 165 50 75 10 160 15 0 10 40 7 100 30 47 7 107 9 0 27 15 0 18 98 100 70 55 80 15 165 17 0 35 5 60 0 35 165 175 95 45 70 5 155 10 0 45 13 -V standard mode 40 MHz -L X2 mode 20 MHz 40 MHz equiv. Min 125 125 -L standard mode 30 MHz Units Symbol TRLRH TWLWH TRLDV TRHDX TRHDZ TLLDV TAVDV TLLWL TAVWL TQVWX TQVWH TWHQX TRLAZ TWHLH Min 130 130 Max Max Min 135 135 Max Max Min 175 175 Max ns ns 137 ns ns 42 222 235 ns ns ns ns ns ns ns ns 0 53 ns ns 102 0 95 0 25 155 160 105 70 103 13 213 18 130 Rev. C - 15 January, 2001 35 TS80C31X2 Table 23. AC Parameters for a Variable Clock: derating formula Symbol TRLRH TWLWH TRLDV TRHDX TRHDZ TLLDV TAVDV TLLWL TLLWL TAVWL TQVWX TQVWH TWHQX TRLAZ TWHLH TWHLH Type Min Min Max Min Max Max Max Min Max Min Min Min Min Max Min Max Standard Clock 6T-x 6T-x 5T-x x 2T-x 8T-x 9T-x 3T-x 3T+x 4T-x T-x 7T-x T-x x T-x T+x X2 Clock 3T-x 3T-x 2.5 T - x x T-x 4T -x 4.5 T - x 1.5 T - x 1.5 T + x 2T-x 0.5 T - x 3.5 T - x 0.5 T - x x 0.5 T - x 0.5 T + x -M 20 20 25 0 20 40 60 25 25 25 15 15 10 0 15 15 -V 15 15 23 0 15 35 50 20 20 20 10 10 8 0 10 10 -L 25 25 30 0 25 45 65 30 30 30 20 20 15 0 20 20 Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 7.5.5 External Data Memory Write Cycle ALE TWHLH PSEN TLLWL TWLWH WR TLLAX PORT 0 A0-A7 TAVWL PORT 2 ADDRESS OR SFR-P2 ADDRESS A8-A15 OR SFR P2 TQVWX TQVWH DATA OUT TWHQX Figure 15. External Data Memory Write Cycle 36 Rev. C - 15 January, 2001 TS80C31X2 7.5.6 External Data Memory Read Cycle TWHLH ALE TLLDV PSEN TLLWL TRLDV TRLRH TRHDZ TRHDX DATA IN TRLAZ ADDRESS A8-A15 OR SFR P2 RD TLLAX PORT 0 A0-A7 TAVWL PORT 2 ADDRESS OR SFR-P2 TAVDV Figure 16. External Data Memory Read Cycle 7.5.7 Serial Port Timing - Shift Register Mode Table 24. Symbol Description Symbol TXLXL TQVHX TXHQX Serial port clock cycle time Output data set-up to clock rising edge Parameter Output data hold after clock rising edge Input data hold after clock rising edge Clock rising edge to input data valid TXHDX TXHDV Table 25. AC Parameters for a Fix Clock Speed -M 40 MHz -V X2 mode 30 MHz 60 MHz equiv. Min 200 117 13 0 117 34 -V standard mode 40 MHz -L X2 mode 20 MHz 40 MHz equiv. Min 300 200 30 0 -L standard mode 30 MHz Units Symbol TXLXL TQVHX TXHQX TXHDX TXHDV Min 300 200 30 0 Max Max Min 300 200 30 0 Max Max Min 400 283 47 0 Max ns ns ns ns 200 ns 117 117 Rev. C - 15 January, 2001 37 TS80C31X2 Table 26. AC Parameters for a Variable Clock: derating formula Symbol TXLXL TQVHX TXHQX TXHDX TXHDV Type Min Min Min Min Max Standard Clock 12 T 10 T - x 2T-x x 10 T - x X2 Clock 6T 5T-x T-x x 5 T- x -M -V -L Units ns 50 20 0 133 50 20 0 133 50 20 0 133 ns ns ns ns 7.5.8 Shift Register Timing Waveforms INSTRUCTION ALE 0 1 2 3 4 5 6 7 8 TXLXL CLOCK TQVXH OUTPUT DATA WRITE to SBUF INPUT DATA CLEAR RI 0 TXHDV VALID VALID TXHQX 1 2 TXHDX VALID VALID VALID VALID VALID 3 4 5 6 7 SET TI VALID SET RI Figure 17. Shift Register Timing Waveforms 38 Rev. C - 15 January, 2001 TS80C31X2 7.5.9 External Clock Drive Characteristics (XTAL1) Table 27. AC Parameters Symbol TCLCL TCHCX TCLCX TCLCH TCHCL TCHCX/TCLCX Oscillator Period High Time Low Time Rise Time Fall Time Cyclic ratio in X2 mode 40 Parameter Min 25 5 5 Max Units ns ns ns 5 5 60 ns ns % 7.5.10 External Clock Drive Waveforms VCC-0.5 V 0.45 V 0.7VCC 0.2VCC-0.1 V TCHCL TCLCX TCLCL TCHCX TCLCH Figure 18. External Clock Drive Waveforms 7.5.11 AC Testing Input/Output Waveforms VCC-0.5 V INPUT/OUTPUT 0.45 V 0.2VCC+0.9 0.2VCC-0.1 Figure 19. AC Testing Input/Output Waveforms AC inputs during testing are driven at VCC - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at VIH min for a logic "1" and VIL max for a logic "0". 7.5.12 Float Waveforms FLOAT VOH-0.1 V VLOAD VOL+0.1 V VLOAD+0.1 V VLOAD-0.1 V Figure 20. Float Waveforms Rev. C - 15 January, 2001 39 TS80C31X2 For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded VOH/VOL level occurs. IOL/IOH 20mA. 7.5.13 Clock Waveforms Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two. INTERNAL CLOCK XTAL2 ALE EXTERNAL PROGRAM MEMORY FETCH PSEN P0 DATA SAMPLED STATE4 P1 P2 STATE5 P1 P2 STATE6 P1 P2 STATE1 P1 P2 STATE2 P1 P2 STATE3 P1 P2 STATE4 P1 P2 STATE5 P1 P2 THESE SIGNALS ARE NOT ACTIVATED DURING THE EXECUTION OF A MOVX INSTRUCTION PCL OUT DATA SAMPLED PCL OUT DATA SAMPLED PCL OUT FLOAT P2 (EXT) READ CYCLE RD FLOAT INDICATES ADDRESS TRANSITIONS FLOAT PCL OUT (IF PROGRAM MEMORY IS EXTERNAL) P0 DPL OR Rt OUT FLOAT P2 WRITE CYCLE WR P0 DPL OR Rt OUT DATA OUT P2 PORT OPERATION OLD DATA P0 PINS SAMPLED MOV DEST P0 MOV DEST PORT (P1, P2, P3) (INCLUDES INT0, INT1, TO, T1) SERIAL PORT SHIFT CLOCK TXD (MODE 0) P1, P2, P3 PINS SAMPLED P1, P2, P3 PINS SAMPLED NEW DATA P0 PINS SAMPLED INDICATES DPH OR P2 SFR TO PCH TRANSITION INDICATES DPH OR P2 SFR TO PCH TRANSITION PCL OUT (EVEN IF PROGRAM MEMORY IS INTERNAL) PCL OUT (IF PROGRAM MEMORY IS EXTERNAL) RXD SAMPLED RXD SAMPLED Figure 21. Clock Waveforms This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though (TA=25C fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications. 40 Rev. C - 15 January, 2001 TS80C31X2 8. Ordering Information TS 80C31X2 -M C B R -M: -V: -L: -E: VCC: 5V +/- 10% 40 MHz, standard mode 20 MHz, X2 mode VCC: 5V +/- 10% 40 MHz, standard mode 30 MHz, X2 mode VCC: 2.7 to 5.5 V 30 MHz, standard mode 20 MHz, X2 mode Samples Packages: A: PDIL 40 B: PLCC 44 C: PQFP F1 (13.9 mm footprint) E: VQFP 44 (1.4mm) Temperature Range C: Commercial 0 to 70oC I: Industrial -40 to 85oC Conditioning R: Tape & Reel D: Dry Pack B: Tape & Reel and Dry Pack Table 28. Maximum Clock Frequency Code Standard Mode, oscillator frequency Standard Mode, internal frequency X2 Mode, oscillator frequency X2 Mode, internal equivalent frequency -M 40 40 20 40 -V 40 40 30 60 -L 30 30 20 40 Unit MHz MHz Rev. C - 15 January, 2001 41 TS80C31X2 Table 29. Possible Ordering Entries TS80C31X2 ROMless -MCA -MCB -MCC -MCE -VCA -VCB -VCC -VCE -LCA -LCB -LCC -LCE -MIA -MIB -MIC -MIE -VIA -VIB -VIC -VIE -LIA -LIB -LIC -LIE -EA -EB -EC -EE X X X X X X X X X X X X X X X X X X X X X X X X X X X X q q q -Ex for samples Tape and Reel available for B, C and E packages Dry pack mandatory for E packages 42 Rev. C - 15 January, 2001 |
Price & Availability of TS80C31X2
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |