View TEA1401T_120865.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
TEA1401T Power plug for the universal mains
Preliminary specification Supersedes data of 1996 Sep 27 File under Integrated Circuits, IC03 1997 Mar 07
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
FEATURES * Designed for compact power plugs supplying up to 20 W * Integrated high-voltage power DMOS FET 625 V/1 A * Operates from all mains supplies (90 to 280 V AC) * Major design: current regulation at the primary side (no opto-coupler, no secondary electronics) * Low external/peripheral component count * Combines accurate constant-voltage source (for supply) and accurate constant-current source (for charging) in one IC * Foldback feature * Requires simple input filter as a result of good EMC design * Overshoot protection (output voltage) * Protects against under-voltage input, over-current and over-temperature * 20-pin SO medium-power package. QUICK REFERENCE DATA SYMBOL V20 I20 fsw I1 PARAMETER output voltage at pin 20 (DRAIN) current in MOS switch input current at pin 1 (Vin), from the high input voltage. VAT can supply from the low voltage auxiliary winding CONDITIONS 20 times peak value VAT < 10 V (peak) VAT > 10 V (peak); fsw = 90 kHz VAT > 10 V (peak); fsw = 150 kHz VAT > 10 V (peak) Tamb operating ambient temperature MIN. - - 5 - - - - - -20 GENERAL DESCRIPTION
TEA1401T
The TEA1401T is a Self Oscillating Power Supply (SOPS) controller IC that operates directly from the rectified universal mains. It is implemented in the BCD power logic 750 V process and includes the high voltage power switch making an integrated single-switch flyback converter. Dedicated circuitry for high power efficiency is built-in, which makes a slim-line electronic power plug concept possible. The basic function is a galvanically isolated, combined current and voltage source. No electronics are required at the secondary side of the transformer. Implementation of the TEA1401T renders a simple, small and accurate battery charger system. The TEA1401T is capable of self starting directly from the high voltage mains line.
TYP. - - - - 430 560 - - -
MAX. 625 1 150 3 530 660 300 3 +85
UNIT V A kHz mA A A A mA C
operating switching frequency range CCPFM = 470 pF
I17
average input current at pin 17 (VAT) VAT < 10 V (peak)
ORDERING INFORMATION TYPE NUMBER TEA1401T PACKAGE NAME SO20 DESCRIPTION plastic small outline package; 20 leads; body width 7.5 mm VERSION SOT163-1
1997 Mar 07
2
handbook, full pagewidth
1997 Mar 07
hard wired Vin from mains rectifier and filter CV FOLDBACK 13 TIMING FET turn-off low voltage SUPPLY over voltage RESET D Jref Q over temperature foldback temp max clock D-TYPE FLIP-FLOP POR TEMPERATURE PROTECTION secondary stroke 3 14 1 17 CPFM VIC Vin 10 VAT T1 auxiliary winding
BLOCK DIAGRAM
Philips Semiconductors
mains
Rref
9
Vgap
BAND-GAP
Iref
VOLTAGE SETTING
RV
12
Power plug for the universal mains
TEA1401T
SINGLE-SHOT
T1 primary winding
3
1
Jref/3 maximum on time S Q on 25 A TR TP
ROUT COMPENSATION
&
20 DRAIN
Jref
GOUT
11
1/6
1
R Q
GOUT COMPENSATION MINIMUM out 130 A 2.5 A IPEAK out U 1.2 V 90 mV in in CORRECTION I LIMITER
TRACKANDHOLD ITOP REGULATOR
T1 secondary winding
output
Cy
V
I
gm = I RI
4 SOURCE
RI
7
CURRENT SETTING
PEAK DETECTOR 8 CI n.c.
LEADING EDGE BLANKING 2, 18, 19 5, 6, 15, 16 GND
MBH570
Preliminary specification
TEA1401T
Fig.1 Block diagram.
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
PINNING SYMBOL Vin n.c. CPFM SOURCE GND1 GND2 RI CI Rref CV GOUT RV FOLDBACK VIC GND3 GND4 VAT PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 DESCRIPTION input for rectified and filtered mains voltage for initial powering not connected frequency range setting for the pulse frequency modulation source of internal MOS switch ground 1 ground 2 setting of nominal output current frequency compensation of current control loop setting of reference current frequency compensation of voltage control loop nulling of the output conductance of the current source function setting of the nominal output voltage enabling of the foldback feature in the output characteristic buffering of internal supply voltage ground 3 ground 4 input for voltage and power from auxiliary winding for timing and powering not connected not connected drain of internal MOS switch
handbook, halfpage
TEA1401T
Vin 1 n.c. 2 CPFM 3
20 DRAIN 19 n.c. 18 n.c. 17 VAT 16 GND4
SOURCE 4 GND1 5
TEA1401T
GND2 6 RI 7 CI 8 Rref 9 CV 10
MBH571
15 GND3 14 VIC 13 FOLDBACK 12 RV 11 GOUT
n.c. n.c. DRAIN
18 19 20
Fig.2 Pin configuration.
1997 Mar 07
4
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
FUNCTIONAL DESCRIPTION The TEA1401T is the heart of a compact flyback DC-to-DC converter, with the IC placed at the primary side. An auxiliary primary winding of the transformer is used for indirect feedback to control the isolated output. This extra winding also powers the device. Control of the converted power is carried out by current mode control and Pulse Frequency Modulation (PFM), as illustrated in Fig.1. The primary current is sensed by a comparator. The frequency is determined by the maximum of the transformer demagnetizing time and the time of the voltage controlled monostable multivibrator (single-shot). The TEA1401T senses signals at the primary side of the transformer to reconstruct the current and voltage which are present at the secondary side. Comparison of these reconstructions with the internal reference leads to adaptation of the turn-off current level for the primary switch and also to adaptation of the single-shot time. Current control (see Fig.3) The current through the main switch is measured by the peak detector shown in Fig.1. The timing block generates a signal `secondary stroke' which is logic 1 when the voltage of the auxiliary winding is negative. The measured peak current, multiplied by the ratio of the resistors connected to pins 4 (SOURCE) and 7 (RI), is integrated by a capacitor during the secondary stroke. In this way a reconstruction is made of the secondary charge transfer. The charge estimation Q-pulse' (see Fig.3) is drawn from the capacitor at pin 8 (CI) for each pulse. Also this capacitor, the charge error memory, is continuously charged with the reference current. In this way the real (reconstructed) current is compared with the reference yielding the voltage VCI at pin 8. The VCI level provides the turn-off current level for the main switch and the single-shot time. Input from the voltage part of the loop is used to improve the current reconstruction, resulting in a lower output conductance of the complete converter. In the block diagram this is denoted as `GOUT compensation'. The block `IPEAK correction' is able to increase the output from the peak detector to improve line regulation. Voltage control
TEA1401T
The voltage from the auxiliary winding is sensed as a measure of the secondary voltage. During the secondary stroke the auxiliary winding delivers a negative voltage. This voltage is converted into a current by an external resistor at the RV pin between the transformer winding and virtual ground. This current is compared with a reference current. The difference between the reconstructed voltage and the reference is integrated during the secondary stroke by a capacitor on the CV pin. The voltage on the CV pin is transferred, via a `track-and-hold' circuit, to the connection point of the current and the voltage loop. The `track-and-hold' output provides the turn-off current level for the main switch and the single-shot time. The `track-and-hold' circuit itself is present for loop stability. Input from the current part of the loop is used to improve the voltage reconstruction, resulting in lower output impedance of the complete converter (analog to the current control). In the block diagram this is denoted as `ROUT compensation'. Combined control The two loops, I loop and V loop, each request their own turn-off current level for the main switch and single-shot time. The block `minimum' in the block diagram outputs the lowest value of the two, preventing the output voltage or current from exceeding its nominal value. The output characteristics of the power plug are displayed in Fig.4 (with enabled foldback option). Optional foldback (see Fig.4) The optional foldback feature of the TEA1401T is performed by sensing the voltage of the auxiliary winding at the end of the flyback stroke. It is actually not a voltage, but the current through pin 12 (RV) that is measured. When this voltage is low, the reference current in the current control loop is set to the low level Jref/3. The steep foldback enables a turn-down of the converter by short-circuiting the output on the secondary side, for example by a switch-transistor.
1997 Mar 07
5
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
Overshoot protection Sensing the voltage during the previously mentioned flyback stroke is also used to signal a voltage overshoot. A voltage overshoot will delay and minimize the next active stroke. This is achieved by discharging the capacitor in the `track-and-hold' circuit (see Fig.1). In this way the power level of the converter is turned down to its minimum immediately in case of a voltage overshoot. Minimum output power Under no-load condition an additional external pre-load resistor (or Zener diode) is necessary to keep the output voltage at its nominal value (or at the Zener diode voltage). This is due to the fact that under no-load condition and also at voltage overshoot the converter will keep operating instead of being switched off. Although the converter then will operate with a short active stroke and a low frequency, energy is still being converted to the output. To prevent excessive output voltage this energy has to be dissipated. The advantage of a pre-load resistor over a Zener diode is that the converter will stay in regulation, maintaining its fast response to load variations. Duty cycle control The momentary power level required by the I/V control loop is achieved by controlling the duty cycle of the converter by two actions. First the peak value of the primary current is controlled using a cycle-by-cycle current control. Secondly the pulse frequency is modulated. There is a broad region in which both regulation principles are active simultaneously. Both controls have a minimum and a maximum value which are set by the resistor on the SOURCE pin and the capacitor on the CPFM pin. SOPS and PFM The switching frequency fsw is set by the transformer demagnetizing time or the frequency control block within the IC (block `single-shot' in Fig.1).
TEA1401T
At a high power level the transformer determines the frequency. This mode of operation is called Self Oscillating Power Supply (SOPS), and provides maximum efficiency (for a non-continuous conducting flyback converter). In SOPS the next primary stroke is started right after the previous secondary stroke has ended. Timing information is collected from the auxiliary winding. The SOPS frequency will increase when the power level decreases. The frequency however is limited by the PFM controller (single-shot). When the PFM controller takes over, the frequency will be proportional to the required power level. Thus the frequency is reduced when the power level decreases. In PFM there is a variable dead time after the secondary stroke. The next primary stroke is started after the single-shot time has ended. Supply Initially the IC is powered by a high DC input voltage at pin 1 (Vin). In operation the auxiliary winding takes over. In the event that the auxiliary winding delivers insufficient power for the internal circuitry of the IC, this deficit is supplemented again via pin 1 (Vin). The supply voltage for the internal circuitry is buffered with an external capacitor at pin 14 (VIC). When the auxiliary winding powers the IC, energy is stored during the active stroke. The rest of the time energy is supplied by the buffer capacitor. Protections The IC has a cycle-by-cycle current regulation, with a built-in setting for the absolute maximum voltage across the current sense resistor. Also a maximum time is set for the duration of the active stroke. A provision for temperature shut down has been implemented.
1997 Mar 07
6
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
TEA1401T
handbook, halfpage
Qpulse VOUT handbook, halfpage Iprimary x n Isecondary Qpulse' (V) Vnominal
MBH575
t
Vauxiliary (-Vsecondary)
0 t
MBH580
IFOLDBACK
Inominal
IOUT (A)
Fig.3 Reconstruction of secondary charge transfer.
Fig.4 V/I ideal characteristics.
1997 Mar 07
7
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
TEA1401T
LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). All voltages are measured with respect to ground; positive currents flow into the chip; pins 7, 9, 11 and 12 are not allowed to be voltage driven. The voltage ratings are valid provided other ratings are not being violated; current ratings are valid provided the maximum power rating is not violated. SYMBOL Voltages V1 V3 V4 V8 V10 V13 V14 V17 V20 Currents I3 I4 I7 I9 I11 I12 I14 I20 General Ptot Tstg Tamb Tvj total power dissipation storage temperature operating ambient temperature virtual junction temperature Tamb < 50 C - -55 -20 -20 1.4 +150 +85 +145 W C C C pin 3 (CPFM) pin 4 (SOURCE) pin 7 (RI) pin 9 (Rref) pin 11 (GOUT) pin 12 (RV) pin 14 (VIC) pin 20 (DRAIN) - -1 -0.2 -0.2 -0.2 -0.2 -300 -1 0.2 +1 0 0 0 0 +1 +1 mA A mA mA mA mA mA A pin 1 (Vin) pin 3 (CPFM) pin 4 (SOURCE) pin 8 (CI) pin 10 (CV) pin 13 (FOLDBACK) pin 14 (VIC) pin 17 (VAT) pin 20 (DRAIN) continuous continuous -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 - -20 - +400 - +2 - - VIC + 0.4 - +60 +550 V V V V V V V V V PARAMETER CONDITIONS MIN. MAX. UNIT
QUALITY SPECIFICATION According to "SNW-FQ-611E". This specification can be found in the "Quality reference Handbook". The handbook can be ordered using the code 9397 750 00192. HANDLING Every pin withstands the ESD test in accordance with the `Human Body Model' except for pins Vin and DRAIN of which the performance is: * Pin Vin: 1000 V in accordance with the `Human Body Model' * Pin DRAIN: 1500 V in accordance with the `Human Body Model'.
1997 Mar 07
8
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
THERMAL CHARACTERISTICS SYMBOL Rth j-a Note PARAMETER thermal resistance from junction to ambient in free air(1) VALUE 65
TEA1401T
UNIT K/W
1. Pins GND1, GND2, GND3 and GND4 connected to sufficient copper area on the printed-circuit board. CHARACTERISTICS Vin = 330 V; VAT = 36 V; RRref = 31 k; Tamb = 25 C; IC not in current foldback mode; no over-voltage; no over-temperature; unless otherwise specified. All voltages are measured with respect to ground; currents are positive when flowing into the IC. SYMBOL Supply Vin Iin Iin(gate) VIC VIC/RO VPOR ILI(VAT) VVAT IVAT VSOURCE(max) input voltage input voltage limit input supply current to VIC and gate input supply current to gate only regulated supply voltage at VIC voltage decrease at VIC due to its output impedance power-on reset voltage level, with respect to regulated VIC leakage current into pin VAT VAT input voltage VAT input current maximum peak voltage at pin SOURCE VAT = 70 V; IVIC = 0 mA VAT = 6 V 20 times VAT = 3 V VAT = 36 V; non-switching VAT = 3 V VAT = 36 V VAT = 20 V; IVIC = 0 to -100 mA 60 500 1.7 130 6.7 7.2 - -0.7 - -20 11 - - 2.3 230 7.2 7.9 - -0.5 - - 14 400 - 2.9 330 7.7 8.6 200 -0.1 2 +60 17 V V mA A V V mV V A V mA PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Pulse peak modulator VCV = VCI = 4 V; dV SOURCE -------------------------- = 1 V/s dt VCV = VCI = 4 V; dV SOURCE -------------------------- = 0.1 V/s dt VSOURCE(min) VCV-SOURCE VCI-SOURCE ton(min) minimum peak voltage at pin SOURCE level shift voltage VCI to VSOURCE level shift voltage VCV to VSOURCE minimum on-time (the minimum time duration of the active stroke) VCV = VCI = 0 V; ton > ton(min) VCV = 4 V VCI = 4 V V-mode I-mode 75 - - 490 675 95 2 2 550 750 120 - - 610 825 mV V V ns ns 1.05 1.15 1.25 V 1.09 1.19 1.29 V
1997 Mar 07
9
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
TEA1401T
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Pulse (maximum) frequency modulator Rdischarge Icharge(min) Icharge(max) Icharge(fix) GtransferCI GtransferCV Vsw(high) Vsw(low) Vton(max) fPFM discharge resistance to ground minimum charge current maximum charge current fixed charge current transfer from pin CI to pin CPFM transfer from pin CV to pin CPFM high switching voltage level at pin CPFM low switching voltage level at pin CPFM maximum on-time ton(max) switching voltage level at pin CPFM frequency spread of the internal G transferCI G transferCV oscillator; ----------------------- ; ------------------------V sw(high) V sw(high) V ton(max) spread of ton(max); ---------------------I charge(fix) DC at pin CPFM VCPFM = 1.0 V VCV = VCI = 0 V VCV = VCI = 4 V active stroke VCI = 2.1 to 3.1 V VCV = 2.1 to 3.1 V 0.3 - - - - - - - - VCI = VCV = 2.1 to 3.1 V 93 0.6 2.5 130 25 -104 -104 1.0 0.17 0.54 104 0.9 - - - - - - - - 115 k A A A A/V A/V V V V A/V2
ton(max)
VCI = VCV = 4 V; VSOURCE < 1 V
19
22
25
V/mA
SOPS Vdemag Current regulation Vi(pkc) Vi(pkc)(slope) Vpkc(offset) Itransfer(RI-CI) Itransfer(GOUT-CI) IPEAKcor VPEAK-I converter input voltage VPEAK-I converter input voltage slope VPEAK-I converter systematic offset RI to CI current transfer GOUT to CI current transfer current through sense capacitor in block `IPEAK correction' (see Fig.1); sunk by pin FOLDBACK CI chain error current current control total measured error dV SOURCE -------------------------- > 0.1 V/s dt IGOUT = 0 IRI = 0 0.6 0.1 - - - - - -13 -0.99 0.17 10 1.4 1.0 - - - 13 V V/s mV demagnetization recognition voltage level -250 -130 -10 mV
A/A A/A A
under test conditions: in 7 lasting active stroke -3.3 -5
Ichain(CI) Ictrl(error)
-1.0 -
+1.3 +5
A %
1997 Mar 07
10
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
TEA1401T
SYMBOL Voltage regulation Itransfer(RV-CV) Vthres(RI) gm(ROUT) Ichain(CV)
PARAMETER
CONDITIONS
MIN. - -
TYP. -1.00 0.65 4.4 0
MAX. - - - +1.2
UNIT
RV to CV current transfer ROUT converter voltage threshold at pin RI ROUT converter transconductance ICV/VRI CV chain error current
VRI < 0.5 V
A/A V A/V A
VRI > 0.7 V ICV measurement, analogue to that of Ichain(CI)
- -1.2
Vctrl(error)
total error of voltage control loop in IC
-4
-
+4
%
Current foldback; FOLDBACK (pin 13) connected to VIC (pin 14) IRV/IRref Voltage overshoot IRV/IRref V4(overshoot) Icharge(overshoot) References Vref Itransfer(Rref-CI) Itransfer(Rref-CV) Output stage ILO VDRAIN(cont) VDRAIN(lim) VDRAIN-SOURCE DRAIN output leakage current DRAIN output voltage DRAIN output voltage limit DRAIN-SOURCE voltage drop VDRAIN = 550 V continuous 20 times Tamb = 25 C; IDRAIN = 500 mA Tamb = 125 C; IDRAIN = 500 mA tf DRAIN fall time Vin = 300 V; no external capacitor at pin DRAIN - 0 625 - - - - - - - - 100 100 550 - 6 11 - A V V V V ns Rref reference voltage Rref to CI current transfer Rref to CV current transfer 1.24 - - 1.28 0.99 0.99 1.32 - - V A/A A/A current ratio discrimination level peak voltage at pin 4 CPFM charge current at overshoot; ton > ton(min) at overshoot; VCPFM = 1 V 1.1 75 - 1.2 95 2.5 1.3 120 - A/A mV A current ratio discrimination level 0.05 0.26 0.1 0.33 0.2 0.4 A/A A/A ICI(foldback)/ICI(normal) current ratio
Temperature protection Tprot(max) Tprot(hyst) maximum temperature threshold hysteresis temperature 132 - 139 1 146 - C C
1997 Mar 07
11
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
OUTPUT CHARACTERISTICS OF COMPLETE POWER PLUG Output power Maximum switching frequency is approximately 150 kHz. Internal MOS maximum switch current is 0.5 to 1 A. Maximum handled power with universal mains is approximately 10 W. Accuracy of current regulation The accuracy of the IC itself is 5%. Accuracy of the complete converter is approximately 7%, depending on the transformer and other components. Accuracy of voltage regulation The voltage loop inside the IC has an accuracy of 4%. Accuracy of the complete converter is approximately 7%. Voltage overshoot When voltage overshoot is detected (during the secondary stroke), the IC first has to wait until this stroke is finished in the normal way. After that the power level of the converter is set to the minimum level within one cycle. Voltage overshoot is triggered at 20% above nominal output voltage. If at the moment that overshoot is detected, the transformer still contains energy; this energy can cause some further increase of the output voltage. In case of a pre-load resistor across the output, the converter keeps the output voltage under static conditions on its nominal value. Voltage overshoot will only be a dynamic phenomenon in this situation. When only a Zener diode is applied, the Zener voltage will appear at the output continuously under no-load conditions. Efficiency
TEA1401T
An efficiency of 72 to 75% at maximum output power can be achieved for a complete 8 W converter designed for universal mains. Ripple The magnitude of the ripple in output voltage is determined by the duty cycle of the converter, the output current level and the value and Electrical Series Resistance (ESR) of the output capacitor. A minimal ripple is obtained in a system designed on a maximum duty cycle of 50% under normal operating conditions and a minimized dead time. Ripple is inversely proportional to input and output voltages. INPUT CHARACTERISTICS OF COMPLETE POWER PLUG Input voltage The input voltage range comprises the universal AC-mains (90 to 280 V). The input transient voltage must be filtered to a maximum of 450 V.
1997 Mar 07
12
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
APPLICATION INFORMATION A converter with the TEA1401T consists of an input filter, a transformer with a third winding (auxiliary), a secondary diode with a capacitor plus other external components as illustrated in Fig.5. The load (user) determines the operating mode of the power plug, current or voltage source. The capacitor at VIC (pin 14) buffers the internal supply voltage of the IC which is powered via Vin and/or VAT. A sense resistor converts the primary current into a voltage at SOURCE (pin 4). The voltage of the auxiliary winding is converted into a current through resistor RRV and fed to pin RV. Nominal current and voltage are set by resistors RRI and RRV. Output conductance of the current is nullified by resistor RRGOUT. The band-gap voltage is converted into a reference current by resistor RRref. Capacitor CCPFM determines the frequency in non-SOPS mode. There are two loop capacitors, one for current control (CI), and the other for voltage control (CV). The impedance at CV (pin 10) can be made more complex, if required for stability.
TEA1401T
The secondary diode also protects the power plug against a short-circuited output (during the primary stroke), and must therefore be placed inside the power plug cabinet. A pre-load resistor or a Zener diode is required to handle an open output which will cause an excessively high output voltage. This is because the power plug continues operating, provided it is connected to the mains, and thus continuously converts energy to the secondary side, even though it is a low, predefined level. If a Zener diode is used, the Zener voltage must be selected with care, because the over-voltage protection of the IC should not be blocked. If the Zener diode voltage is too close to the nominal output voltage of the converter no voltage overshoot will be detected by the IC, causing increased dissipation in the Zener during switching of the load. A complete diagram with preliminary component values is shown in Fig.6. More detailed information can be found in the "Application Note AN96096".
1997 Mar 07
13
handbook, full pagewidth
1997 Mar 07
VOUT POWER PLUG USER VOUT DRAIN 20 17 RV RRV 11 8 7 RI
CCPFM
Philips Semiconductors
mains
Vin 1 VAT
Power plug for the universal mains
FOLDBACK
USER
14
TEA1401T
12 GOUT RGOUT SOURCE 10 3 CPFM Cy Rref CI CV 9 4 CCI CCV RRref RRI Rsense
13
5, 6, 15, 16
14
hard wired
GND 4
VIC
CVIC
MBH573
Preliminary specification
TEA1401T
Fig.5 Power plug with TEA1401T.
Preliminary specification
TEA1401T
Fig.6 Power plug with TEA1401T; completed circuit diagram.
handbook, full pagewidth
1997 Mar 07
L1 VDC <450 V (also transient) Z1 BZD27C150
(1)
Philips Semiconductors
R1
mains filter
mains Cf1 D1 BYD33J BYD77B Vin 1 L3 C1 240 k (1%) RRV RGOUT 100 k (1%) L4 Z2 USER DRAIN VAT 20 17 D2 RV VOUT L2 Cf2
rectifier bridge 800 V at 0.5 A
Power plug for the universal mains
FOLDBACK
13 12 GOUT
TEA1401T
15
11 8 CI CCI
CCPFM
5, 6, 15, 16 10 CV CCV 10 nF (10%) 470 pF (5%) Cy RRref 30 k (1%) RRI 10 k (1%) Rsense 2.2 (1%) RI CPFM Rref SOURCE 7 3 9 4
hard wired
14
GND 4
VIC
CVIC 8.2 nF (10%)
1 F (10%)
2.2 nF
MBH574
(1) Optional short-circuit provision based on FOLDBACK feature. C1 = 330 F 16 V 10%; Cf1 = Cf2 = 6.8 F 385 V 10%. L1 = inductance filter = 560 H 10%; L2 = 62 turns 0.14 copper inductance; L3 = 8 turns 0.4 copper inductance; L4 = 8 turns 0.14 copper inductance; core EF16/16/5 gap 130 . R1 = Rfuse = 18 5% at 0.5 W. Z2 = BZV55B12 2% at 0.4 W.
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
PACKAGE OUTLINE SO20: plastic small outline package; 20 leads; body width 7.5 mm
TEA1401T
SOT163-1
D
E
A X
c y HE vMA
Z 20 11
Q A2 A1 pin 1 index Lp L 1 e bp 10 wM detail X (A 3) A
0
5 scale
10 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION SOT163-1 REFERENCES IEC 075E04 JEDEC MS-013AC EIAJ EUROPEAN PROJECTION A max. 2.65 0.10 A1 0.30 0.10 A2 2.45 2.25 A3 0.25 0.01 bp 0.49 0.36 c 0.32 0.23 D (1) 13.0 12.6 0.51 0.49 E (1) 7.6 7.4 0.30 0.29 e 1.27 0.050 HE 10.65 10.00 0.42 0.39 L 1.4 0.055 Lp 1.1 0.4 0.043 0.016 Q 1.1 1.0 0.043 0.039 v 0.25 0.01 w 0.25 0.01 y 0.1 0.004 Z
(1)
0.9 0.4 0.035 0.016
0.012 0.096 0.004 0.089
0.019 0.013 0.014 0.009
8 0o
o
ISSUE DATE 92-11-17 95-01-24
1997 Mar 07
16
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). Reflow soldering Reflow soldering techniques are suitable for all SO packages. Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 C. Wave soldering
TEA1401T
Wave soldering techniques can be used for all SO packages if the following conditions are observed: * A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. * The longitudinal axis of the package footprint must be parallel to the solder flow. * The package footprint must incorporate solder thieves at the downstream end. During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260 C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 C within 6 seconds. Typical dwell time is 4 seconds at 250 C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. Repairing soldered joints Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C.
1997 Mar 07
17
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
TEA1401T
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.
1997 Mar 07
18
Philips Semiconductors
Preliminary specification
Power plug for the universal mains
NOTES
TEA1401T
1997 Mar 07
19
Philips Semiconductors - a worldwide company
Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstrae 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 Sao Paulo, SAO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZURICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2870, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GULTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777
For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825 (c) Philips Electronics N.V. 1997
Internet: http://www.semiconductors.philips.com
SCA53
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
417027/1200/02/pp20
Date of release: 1997 Mar 07
Document order number:
9397 750 01503

▲Up To Search▲

Price & Availability of TEA1401T

	To Download TEA1401T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .