 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| INTEGRATED CIRCUITS 74ALS74A Dual D-type flip-flop with set and reset Product specification IC05 Data Handbook 1996 Jul 01 Philips Semiconductors Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input. When set and reset are inactive (High), data at the D input is transferred to the Q and Q outputs on the Low-to-High transition of the clock. Data must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output. TYPICAL SUPPLY CURRENT (TOTAL) 3.0mA ORDERING INFORMATION ORDER CODE DESCRIPTION COMMERCIAL RANGE VCC = 5V 10%, Tamb = 0C to +70C 74ALS74AN 74ALS74AD 74ALS74ADB DRAWING NUMBER SOT27-1 SOT108-1 SOT337-1 14-pin plastic DIP 14-pin plastic SO 14-pin plastic SSOP Type II PIN CONFIGURATION RD0 D0 CP0 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VCC RD1 D1 CP1 SD1 Q1 Q1 TYPE 74ALS74A TYPICAL fMAX 150MHz SD0 Q0 Q0 GND SF00045 INPUT AND OUTPUT LOADING AND FAN-OUT TABLE PINS D0, D1 CP0, CP1 SD0, SD1 RD0, RD1 Q0, Q1, Q0, Q1 Data inputs Clock inputs (active rising edge) Set inputs (active-Low) Reset inputs (active-Low) Data outputs DESCRIPTION 74ALS (U.L.) HIGH/LOW 1.0/2.0 1.0/2.0 2.0/4.0 2.0/4.0 20/80 LOAD VALUE HIGH/LOW 20A/0.2mA 20A/0.2mA 40A/0.4mA 40A/0.4mA 0.4mA/8mA NOTE: One (1.0) ALS unit load is defined as: 20A in the High state and 0.1mA in the Low state. LOGIC SYMBOL 2 12 IEC/IEEE SYMBOL 4 D0 D1 3 4 1 11 10 13 CP0 SD0 RD0 CP1 SD1 RD1 Q0 Q0 Q1 Q1 11 12 13 VCC = Pin 14 GND = Pin 7 5 6 9 8 10 3 S C1 & 5 2 1 1D R 6 S C2 2D R 9 8 SF00046 SF00047 1996 Jul 01 2 853-1278 01670 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A LOGIC DIAGRAM FUNCTION TABLE INPUTS OUTPUTS D X X X h l X Q H L H H L NC Q L H H L H NC OPERATING MODE Asynchronous set Asynchronous reset Undetermined* Load "1" Load "0" Hold SD L RD H L L H H H CP X X X SD 4, 10 RD 1, 13 5, 9 Q H L H CP 3, 11 6, 8 Q H H D 2, 12 VCC = Pin 14 GND = Pin 7 SF00048 H = High voltage level h = High state must be present one setup time prior to Low-to-High clock transition L = Low voltage level l = Low state must be present one setup time prior to Low-to-High clock transition NC= No change from the previous setup X = Don't care = Low-to-High clock transition = Not Low-to-High clock transition * = Both outputs will be High while both SD and RD are Low, but the output states are unpredictable if SD and RD go High simultaneously ABSOLUTE MAXIMUM RATINGS (Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free-air temperature range Storage temperature range PARAMETER RATING -0.5 to +7.0 -0.5 to +7.0 -30 to +5 -0.5 to VCC 16 0 to +70 -65 to +150 UNIT V V mA V mA C C RECOMMENDED OPERATING CONDITIONS LIMITS SYMBOL VCC VIH VIL IIk IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Operating free-air temperature range 0 PARAMETER MIN 4.5 2.0 0.8 -18 -0.4 8 +70 NOM 5.0 MAX 5.5 V V V mA mA mA C UNIT 1996 Jul 01 3 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL VOH VO OL VIK II PARAMETER High-level output voltage TEST CONDITIONS1 MIN VCC = 10%, VIL = MAX, VIH = MIN VCC = MIN, VIL = MAX, , , VIH = MIN VCC = MIN, II = IIK Dn, CPn SDn, RDn Dn, CPn IIH High-level High level input current SDn, RDn Dn, CPn IIL IO ICC Low level input current Low-level SDn, RDn Output current3 Supply current (total)4 VCC = MAX, VI = 0 4V MAX 0.4V VCC = MAX, VO = 2.25V VCC = MAX -30 3.0 VCC = MAX, VI = 2 7V MAX 2.7V VCC = MAX, VI = 7 0V MAX 7.0V IOH = MAX IOL = 4mA IOL = 8mA VCC - 2 0.25 0.35 -0.73 0.40 0.50 -1.5 0.1 0.2 20 40 -0.2 -0.4 -112 4.0 LIMITS TYP2 UNIT MAX V V V V mA mA A A mA mA mA mA Low-level Low level output voltage Input clamp voltage Input current at maximum input voltage NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb = 25C. 3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. 4. Measure ICC with the Dn, CPn, and SDn grounded, then with Dn, CPn, and RDn grounded. AC ELECTRICAL CHARACTERISTICS LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = 0C to +70C VCC = +5.0V 10% CL = 50pF, RL = 500 MIN fmax tPLH tPHL tPLH tPHL Maximum clock frequency Propagation delay CPn to Qn or Qn Propagation delay SDn or RD to Qn or Qn Waveform 1 Waveform 1 Waveform 2, 3 80 3.0 3.0 1.0 3.0 14.0 14.0 8.0 10.0 MAX MHz ns ns UNIT AC SETUP REQUIREMENTS LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = 0C to +70C VCC = +5.0V 10% CL = 50pF, RL = 500 MIN tsu (H) tsu (L) th (H) th (L) tw (H) tw (L) tw (L) trec Setup time, High or Low Dn to CPn Hold time, High or Low Dn to CPn CPn Pulse width High or Low SDn or RDn Pulse width, Low Recovery time, SDn or RDn to CPn Waveform 1 Waveform 1 Waveform 1 Waveform 2, 3 Waveform 2, 3 6.0 6.0 0.0 0.0 6.0 6.0 6.0 6.0 MAX ns ns ns ns ns UNIT 1996 Jul 01 4 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A AC WAVEFORMS For all waveforms, VM = 1.3V. The shaded areas indicate when the input is permitted to change for predictable output performance. Dn VM tsu(L) VM th(L) 1/fmax VM tsu(H) VM th(H) CPn VM tw(H) tPLH VM tw(L) VM tPHL Qn VM tPHL VM tPLH Qn VM VM SF00049 Waveform 1. Propagation Delay for Data to Output, Data Setup and Hold Times, Clock Width, and Maximum Clock Frequency Dn Dn SDn VM tw(L) VM tREC RDn VM tw(L) VM tREC CPn VM CPn VM tPLH Qn tPHL Qn VM Qn VM Qn tPLH VM tPHL VM SC00040 SC00041 Waveform 2. Propagation Delay for Set to Output, Set Pulse Width and Recovery Time for Set to Clock Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width and Recovery Time for Reset to Clock 1996 Jul 01 5 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A TEST CIRCUIT AND WAVEFORMS VCC NEGATIVE PULSE VIN PULSE GENERATOR RT D.U.T. VOUT 90% VM 10% tTHL (tff) CL RL tw VM 10% tTLH (tr ) 0.3V 90% AMP (V) tTLH (tr ) 90% tTHL (tf ) AMP (V) 90% VM tw 10% 0.3V Test Circuit for Totem-pole Outputs POSITIVE PULSE 10% VM DEFINITIONS: RL = Load resistor; see AC electrical characteristics for value. CL = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value. RT = Termination resistance should be equal to ZOUT of pulse generators. Input Pulse Definition INPUT PULSE REQUIREMENTS Family Amplitude VM 74ALS 3.5V 1.3V Rep.Rate 1MHz tw 500ns tTLH 2.0ns tTHL 2.0ns SC00005 1996 Jul 01 6 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A DEFINITIONS Data Sheet Identification Objective Specification Product Status Formative or in Design Definition This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Preliminary Specification Preproduction Product Product Specification Full Production Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A. Philips Semiconductors 1991 Jul 01 7 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 1996 Jul 01 8 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 1996 Jul 01 9 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A NOTES 1996 Jul 01 10 |
Price & Availability of 74ALS74A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |