 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| MICRF005 Micrel MICRF005 115kbps, 800MHz - 1GHz UHF Receiver Final Information General Description The MICRF005 QwikRadioTM UHF receiver is a single-chip OOK (on-off keyed) receiver IC for remote wireless applications. This device is a true single-chip, "antenna-in, data-out" device. All RF and IF tuning is accomplished automatically within the IC which eliminates manual tuning production costs and results in a highly reliable, extremely low-cost solution for high-volume wireless applications. The MICRF005 provides two additional key features: (1) A transmit standby mode, and (2) a shutdown mode which may be used for duty-cycle operation. These features make the MICRF005 ideal for low power applications in both one-way and bi-directional wireless links. All IF and post-detection (demodulator) data filtering is provided on the MICRF005, no external filters are required. Nominal filter bandwidth is fixed a 300kHz allowing a data throughput at rates up to 115kbps. Features * * * * * * * * * 800MHz to 1000MHz frequency range Data rates up to 115kbps No filters or inductors required Low 10mA operating supply current at 868MHz Shutdown mode for >10:1 duty-cycle operation Very low RF antenna re-radiation CMOS logic interface for standard ICs Extremely low external part count Transmit standby mode for bi-directional link control Applications * Wireless game controllers * Security systems * Medium-rate data modems Ordering Information Part Number MICRF005BM Junction Temp. Range -40C to +85C Package 14-Lead SOIC Typical Application MICRF005 T/R Control SEL0 T/R VSSRF VSSRF +5V ANT VDDRF VDDBB CTH C4(CTH) 0.047F REFOSC NC CAGC NC SHUT DO VSSBB Y1 14.3359MHz C1(CAGC) 4.7F Data Output 915MHz, 115kbps OOK ISM Band Receiver QwikRadio is a trademark of Micrel Semiconductor. The QwikRadio ICs were developed under a partnership agreement with AIT of Orlando, Florida. Micrel, Inc. * 1849 Fortune Drive * San Jose, CA 95131 * USA * tel + 1 (408) 944-0800 * fax + 1 (408) 944-0970 * http://www.micrel.com October 2001 1 MICRF005 MICRF005 Micrel Pin Configuration MICRF005BM T/R VSSRF VSSRF ANT VDDRF VDDBB CTH 1 SEL0 2 3 4 5 6 7 14 REFOSC 13 N/C 12 CAGC 11 N/C 10 SHUT 9 8 DO VSBB Standard 14-Pin SOP (M) Package Pin Description Pin Number 1 2, 3 Pin Name T/R VSSRF Pin Function Transmit/Receive control switch. Pull low to enable receiver function. This pin is the ground return for the RF section of the IC. The bypass capacitor connected from the VDDRF to VSSRF should have the shortest possible lead length. For best performance, connect VSSRF to VSSBB at the power supply only (i.e. keep VSSBB currents from flowing through VSSRF return paths). This is the receive RF input, internally ac-coupled. Connect this pin to the receive antenna. For applications located in high ambient noise environments, a fixed value band-pass network may be connected between the ANT pin and VSSRF to provide additional receive selectivity and input overload protection. This pin is the positive supply input for the RF section of the IC. VDDBB and VDDRF should be connected together directly at the IC pins. This pin is the positive supply input for the baseband section of the IC. VDDBB and VDDRF should be connected together at the IC pins. This capacitor extracts the (DC) average value from the demodulated waveform which becomes the reference for the internal data slicing comparator. Treat as a low-pass RC filter with source impedance of nominally 30k. A standard 20% X7R ceramic capacitor is generally sufficient. This is the ground return for the baseband section of the IC. The bypass and output capacitors connected to VSSBB should have the shortest possible leads lengths. For best performance, connect VSSRF to VSSBB at the power supply only (i.e., keep VSSBB currents from flowing through VSSRF return path). CMOS-level compatible data output signal. Shutdown-mode logic-level control input. Pull low to enable the receiver. This pin is internally pulled-up to VDDRF. No connection Intergrating capacitor for on-chip AGC (Automatic Gain Control). The Decay/ Attack time-constant (TC) ratio is nominally set as 10:1. Use of 0.47F or greater is strongly recommended for best range performance. Use lowleakage type capacitors for duty-cycle operation (Dip Tantalum, Ceramic, Polyester). No connection This is the timing reference for on-chip tuning and alignment. Connect crystal between this pin and VSSBB, or drive the input with an AC coupled 0.5VPP input clock. 4 ANT 5 6 7 VDDRF VDDBB CTH 8 VSSBB 9 10 11 12 DO SHUT NC CAGC 13 14 NC REFOSC MICRF005 2 October 2001 MICRF005 Micrel Absolute Maximum Ratings (Note 1) Supply Voltage (VDDRF, VDDBB) .................................... +7V Reference Oscillator Input Voltage (VREFOSC).......... VDDBB Input/Output Voltage (VI/O) ................. VSS-0.3 to VDD+0.3 Junction Temperature (TJ) ...................................... +150C Storage Temperature Range (TS) ............ -65C to +150C Lead Temperature (soldering, 10 sec.) ................... +260C ESD Rating, Note 3 Operating Ratings (Note 2) Supply Voltage (VDDRF, VDDBB) ................ +4.75V to +5.5V Ambient Temperature (TA) ......................... -40C to +85C Electrical Characteristics VDDRF = VDDBB = VDD where 4.75V VDD 5.5V, VSS = 0V; VT/R = VSHUT = 0V; CAGC = 0.47F, CTH = 4.7nF, 115kbps data-rate (Manchester encoded); fREFOSC = 14.3359MHz (fRF = 915MHz); TA = 25C, bold values indicate -40C TA +85C; current flow into device pins is positive; unless noted. Symbol IOP Parameter Operating Current Condition continuous operation 10:1 duty cycle ISTBY Standby Current VT/R = VSHUT = VDD Notes 4, 6 Note 7 Notes 7 115 800 20 RS = 50 ANT pin, RSC = 50, Note 5 tATTACK / tDECAY, Note 9 TA = +85C, VSHUT = VDD or VT/R = VDD, Note 9 to 1% of final value -10 30 0.1 200 nA 1000 80 -81 Min Typ 10 1 11 Max 13.5 18.5 Units mA mA A RF Section, IF Section Receiver Sensitivity fIF fBW fANT IF Center Frequency IF 3dB Bandwidth Maximum Receive Data Rate RF Input Range Receive Modulation Duty-Cycle Maximum Receiver Input Spurious Reverse Isolation AGC Attack to Decay Ratio AGC Leakage Current Reference Oscillator Synthesizer Stabilization Time ZREFOSC Reference Oscillator Input Impedance OSC Input Voltage Demodulator ZCTH ZCTH CTH Source Impedance CTH Source Impedance Variation Demodulator Filter Bandwidth Note 8, 9 Note 9 Notes 7 26 k % kHz 300 1.2 300 ms k mVp-p -84 2.496 1.2 dBm MHz MHz kb/s MHz % dBm Vrms 15 300 October 2001 3 MICRF005 MICRF005 Symbol Parameter Condition Min Typ Max Micrel Units A A V 0.5 DO, push-pull DO, IOUT = -5A DO, IOUT = 5A DO, CLOAD = 10pF tbd 0.9VDD 0.1VDD 90 V A V V s Digital/Control Section IIN(pu) IIN(pd) VIN(high) VIN(low) IOUT VOUT(high) VOUT(low) tR, tF Note 1. Note 2. Note 3. Note 4: VSHUT Pull-Up Current VT/R Pull-Down Current VT/R, VSHUT, Input-High Voltage VT/R, VSHUT, Input-Low Voltage Output Current Output-High Voltage Output-Low Voltage Output Rise and Fall Times VSHUT = VSS VT/R = VDD VDD-0.5 8.5 12 Exceeding the absolute maximum rating may damage the device. The device is not guaranteed to function outside its operating rating. Devices are ESD sensitive. Handling precautions recommended. Sensitivity is defined as the average signal level measured at the input necessary to achieve 10-2 BER (bit error rate). The input signal is defined as a return-to-zero (RZ) waveform with 50% average duty cycle (Manchester encoded data). The RF input is assumed to be matched into 50. Spurious reverse isolation represents the spurious components which appear on the RF input pin (ANT) measured into 50 with an input RF matching network. Parameter guaranteed by device characterization, not production tested. Sensitivity, a commonly specified receiver parameter, provides an indication of the receiver's input referred noise, generally input thermal noise. However, it is possible for a more sensitive receiver to exhibit range performance no better than that of a less sensitive receiver if the background noise is appreciably higher than the thermal noise. Background noise refers to other interfering signals, such as FM radio stations, pagers, etc. A better indicator of achievable receiver range performance is usually given by its selectivity, often stated as intermediate frequency (IF) or radio frequency (RF) bandwidth, depending on receiver topology. Selectivity is a measure of the rejection by the receiver of "ether" noise. More selective receivers will almost invariably provide better range. Only when the receiver selectivity is so high that most of the noise on the receiver input is actually thermal will the receiver demonstrate sensitivity-limited performance. Note 5: Note 6: Note 7: Parameter scales linearly with reference oscillator frequency fT. For any reference oscillator frequency other than 14.3359MHz, compute new parameter value as the ratio: fREFOSCMHz x (parameter value at 14.3359MHz) 14.3359 Parameter scales inversely with reference oscillator frequency fT. For any reference oscillator frequency other than 14.3359MHz, compute new parameter value as the ratio: 14.3359 x (parameter value at 14.3359MHz) fREFOSCMHz Note 8: Note 9: Parameter guaranteed by design (not tested). Typical Characteristics Supply Current vs. Frequency 14 12 CURRENT (mA) CURRENT (mA) 16 14 12 10 8 6 4 2 1000 0 -40 -20 0 20 40 60 80 100 120 TEMPERATURE (C) 880 900 920 940 960 980 f = 915MHz VDD = 5V Supply Current vs. Temperature 10 8 6 4 TA = 25C 2 V = 5V DD 800 820 840 860 0 FREQUENCY (MHz) MICRF005 4 October 2001 MICRF005 Micrel Functional Diagram T/R CAGC CAGC ANT RF Amp fRX fIF IF Amp 5th Order Band-Pass Filter AGC Control 2nd Order Low-Pass Filter SwitchedCapacitor Resistor Comparator DO IF Amp Peak Detector RSC fLO VDD VSS Programmable Synthesizer CTH UHF Downconverter CTH SHUT Control Logic OOK Demodulator REFOSC Crystal MICRF005 fT Reference Oscillator Reference and Control MICRF005 Block Diagram Functional Description Refer to "MICRF005 Block Diagram". Identified in the block diagram are the three sections of the IC: UHF Downconverter, OOK Demodulator and Reference and Control. Also shown in the figure are two capacitors (CTH, CAGC) and one timing component (CR), usually a crystal. With the exception of a supply decoupling capacitor, these are the only external components needed by the MICRF005 to construct a complete UHF receiver. Two control inputs are shown in the block diagram: T/R and SHUT. Through these logic inputs, the user can control the operation of the IC. These inputs are CMOS compatible, and are pulled-up on the IC. IF Bandpass Filter Rolloff response of the IF Filter is 7th order, while the demodulator data filter exhibits a 2nd order response. Slicing Level Extraction of the dc value of the demodulated signal for purposes of logic-level data slicing is accomplished using the external threshold capacitor CTH and the on-chip switchedcapacitor "resistor" RSC, shown in the block diagram. The effective resistance of RSC is 30k. Slicing level time constant values vary somewhat with decoder type, data pattern, and data rate, but typical values range from 5ms to 50ms. Optimization of the value of CTH is required to maximize range. Squelch During quiet periods (no signal) the data output (DO pin) transitions randomly with noise, presenting problems for some decoders. A simple solution is to introduce a small offset, or squelch voltage, on the CTH pin so that noise does not trigger the internal comparator. Usually 20mV to 30mV is sufficient, and may be introduced by connecting a severalOctober 2001 5 M resistor from the CTH pin to either VSS or VDD, depending on the desired offset polarity. Since the MICRF005 has receiver AGC, noise at the internal comparator input is always the same, set by the AGC. The squelch offset requirement does not change as the local noise strength changes from installation to installation. Introducing squelch will reduce range modestly. Only introduce an amount of offset sufficient to quiet the output. Automatic Gain Control The signal path has AGC (automatic gain control) to increase input dynamic range. An external capacitor, CAGC, must be connected to the CAGC pin of the device. The ratio of decayto-attack time-constant is fixed at 10:1 (that is, the attack time constant is 1/10th of the decay time constant). However, the attack time constant is set externally by choosing a value for CAGC. By adding resistance from the CAGC pin to VDDBB or VSSBB in parallel with the AGC capacitor, the ratio of decay-to-attack time constant may be varied, although the value of such adjustments must be studied on a per-application basis. Generally the design value of 10:1 is adequate for the vast majority of applications. To maximize system range, it is important to keep the AGC control voltage ripple low, preferably under 10mVpp once the control voltage has attained its quiescent value. For this reason capacitor values of at least 0.47F are recommended. The AGC control voltage is carefully managed on-chip to allow duty-cycle operation of the MICRF005 in excess of 10:1. When the device is placed into shutdown mode (SHUT pin pulled high), the AGC capacitor floats, to retain the voltage. When operation is resumed, only the voltage droop on the capacitor due to leakage must be replenished, therefore a relatively low-leakage capacitor is recommended for MICRF005 MICRF005 duty-cycled operation. The actual tolerable leakage will be application dependent. Clearly, leakage performance is less critical when the device off-time is low (milliseconds) and more critical when the off-time is high (seconds). To further enhance duty-cycled operation of the IC, the AGC push and pull currents are increased for a fixed time immediately after the device is taken out of shutdown mode (turnedon). This compensates for AGC capacitor voltage droop while the IC is in shutdown mode, reduces the time to restore the correct AGC voltage, and therefore extends maximum achievable duty ratios. Push-pull currents are increased by 45 times their nominal values. The fixed time period is based on the reference oscillator frequency fT, [tbd]ms for fT = 14.3359MHz, and varies inversely as fT varies. Transmit / Standby Function The transmit/receive function is controlled by the logic state of T/R. T/R is internally tied to VSS. When T/R is open circuit or in the low state, the MICRF005 functions in its normal receive operating mode. The T/R pin may be pulled high to Vdd, this will place the receiver in a "stand-by" operating mode. This mode is intended for use during transmit cycles in transceiver applications where the receiver is co-located with a transmitter. In this "transmit" mode, the receiver oscillator remains active but the AGC function is disabled and the CAGC pin is high impedance to hold the AGC capacitor voltage. This function enables the MICRF005 to immediately resume receive operation after a transmit cycle. Shutdown Function The shutdown function is controlled by a logic state applied to the SHUT pin. When VSHUT is high, the device goes into low-power standby mode, consuming less than 1A. This pin is pulled high internally. It must be externally pulled low to enable the receiver. Reference Oscillator All timing and tuning operations on the MICRF005 are derived from the internal Colpitts reference oscillator. Timing and tuning is controlled through the REFOSC pin in one of two ways: 1. Connect a crystal 2. Drive this pin with an external timing signal The second approach is attractive for lowering system cost further if an accurate reference signal exists elsewhere in the system, for example, a reference clock from a crystal-controlled microprocessor. An externally applied signal should be ac-coupled and resistively-attenuated, or otherwise limited, to approximately 0.5Vpp. The specific reference frequency required is related to the system transmit frequency. I/O Pin Interface Circuitry Interface circuitry for the various I/O pins of the MICRF005 are diagrammed in Figures 1 through 6. The ESD protection diodes at all input and output pins are not shown. Integrated into an actual design application with the best results possible. CTH Pin VDDBB Micrel Demodulator Signal 2.85Vdc PHI2B PHI1B CTH 6.9pF PHI1 VSSBB PHI2 VSSBB Figure 2. CTH Pin Figure 2 illustrates the CTH-pin interface circuit. The CTH pin is driven from a P-channel MOSFET source-follower with approximately 10A of bias. Transmission gates TG1 and TG2 isolate the 6.9pF capacitor. Internal control signals PHI1/PHI2 are related in a manner such that the impedance across the transmission gates looks like a "resistance" of approximately 100k. The dc potential at the CTH pin is approximately 1.6V CAGC Pin VDDBB 1.5A Comparator 67.5A CAGC Timout 15A 675A VSSBB Figure 3. CAGC Pin Figure 3 illustrates the CAGC pin interface circuit. The AGC control voltage is developed as an integrated current into a capacitor CAGC. The attack current is nominally 15A, while the decay current is a 1/10th scaling of this, nominally 1.5A, making the attack/decay timeconstant ratio a fixed 10:1. Signal gain of the RF/IF strip inside the IC diminishes as the voltage at CAGC decreases. Modification of the attack/decay ratio is possible by adding resistance from the CAGC pin to either VDDBB or VSSBB, as desired. Both the push and pull current sources are disabled during shutdown, which maintains the voltage across CAGC, and improves recovery time in duty-cycled applications. To further improve duty-cycle recovery, both push and pull currents are increased by 45 times for approximately 10ms after release of the SHUT pin. This allows rapid recovery of any voltage droop on CAGC while in shutdown. MICRF005 6 October 2001 MICRF005 DO Pin VDDBB 80A Comparator Q1 Micrel pullup to VDDBB. Typical pullup current is 8.5A, leading to an impedance to the VDDBB supply of typically 1M. T/R Pin VDDBB DO Q2 80A VSSBB VDDBB Q3 Figure 4. DO Pin The output stage for DO (digital output) is shown in Figure 4. The output is a 90A push and 90A pull switched-current stage. This output stage is capable of driving CMOS loads. An external buffer-driver is recommended for driving highcapacitance loads. REFOSC Pin Active Bias 200k REFOSC 15pF 7.5pF VSSBB VSSBB 250 VDDBB VSSBB Figure 7. T/R Pin The transmit/receive function is controlled by the logic state of T/R. T/R is internally tied to VSS. When T/R is open circuit or in the low state, the MICRF005 functions in its normal receive operating mode. The T/R pin may be pulled high to Vdd, this will place the receiver in a "stand-by" operating mode. This mode is intended for use during transmit cycles in transceiver applications where the receiver is co-located with a transmitter. In this "transmit" mode, the receiver oscillator remains active but the AGC function is disabled and the CAGC pin is tri-stated to hold the AGC capacitor voltage. This function enables the MICRF005 to quickly resume receive operation after a transmit cycle. 30A Figure 5. REFOSC Pin The REFOSC input circuit is shown in Figure 5. Input impedance is high (300k). This is a Colpitts oscillator with internal capacitors. The nominal dc bias voltage on this pin is 1.4V. SHUT Pin VDDBB Q1 VSSBB SHUT Q2 to Internal Circuits Q3 VSSBB Figure 6. SHUT Pin Control input circuitry is shown in Figures 6. The standard input is a logic inverter constructed with minimum geometry MOSFETs (Q2, Q3). P-channel MOSFET Q1 is a large channel length device which functions essentially as a "weak" October 2001 7 MICRF005 MICRF005 Micrel place accuracy on the frequency is generally adequate. The following table identifies fT for some common transmit frequencies when the MICRF005 is operated. Application Information Bypass and Output Capacitors The bypass and output capacitors connected to VSSBB should have the shortest possible lead lengths. For best performance, connect VSSRF to VSSBB at the power supply only (that is, keep VSSBB currents from flowing through the VSSRF return path). VDDRF and VDDBB should be connected directly together at the IC pins. A 10 resistor in series with the supply line plus three decoupling capacitors is recommended. The suggested capacitor values are 1nF, 10nF and 100nF. R1 10R 5V VDD Transmit Frequency (fTX) 868.35MHz 915MHz 916.5MHz Reference Oscillator Frequency (fT) 13.6050MHz 14.3359MHz 14.3594MHz Table 2. Common Transmitter Frequencies Selecting Capacitor CTH C1 C2 100nF 10nF VSS C3 1nF To MICRF005 Figure 8. Supply Bypassing External Timing Signals Externally applied signals should be ac-coupled and the amplitude must be limited to approximately 0.5Vpp. Optional BandPass Filter For applications located in high ambient noise environments, a fixed value band-pass network may be connected between the ANT pin and VSSRF to provide additional receive selectivity and input overload protection. Frequency and Capacitor Selection Selection of the reference oscillator frequency fT, slicing level capacitor (CTH), and AGC capacitor (CAGC) are briefly summarized in this section. Selecting Reference Oscillator Frequency fT The first step in the process is selection of a data-slicing-level time constant. This selection is strongly dependent on system issues including system decode response time and data code structure (that is, existence of data preamble, etc.). This issue is covered in more detail in "Application Note 22." Source impedance of the CTH pin is given by equation (3), where fT is in MHz: (3) RSC = 30 14.3359 fT Assuming that a slicing level time constant has been established, capacitor CTH may be computed using equation (4). (4) C TH = RSC A standard 20% X7R ceramic capacitor is generally sufficient. Selecting CAGC Capacitor in Continuous Mode As with any superheterodyne receiver, the difference between the internal LO (local oscillator) frequency fLO and the incoming transmit frequency fTX ideally must equal the IF center frequency. Equation 1 may be used to compute the appropriate fLO for a given fTX: (1) f fLO = fTX 2.496 TX 915 Selection of CAGC is dictated by minimizing the ripple on the AGC control voltage by using a sufficiently large capacitor. Factory experience suggests that CAGC should be in the vicinity of 0.47F to 4.7F. Large capacitor values should be carefully considered as this determines the time required for the AGC control voltage to settle from a completely discharged condition. AGC settling time from a completely discharged (zero-volt) state is given approximately by equation (5): (5) Frequencies fTX and fLO are in MHz. Note that two values of fLO exist for any given fTX, distinguished as "high-side mixing" and "low-side mixing," and there is generally no preference of one over the other. After choosing one of the two acceptable values of fLO, use Equation 2 to compute the reference oscillator frequency fT: fLO 64 Equations (1) and (2) can be simplified to: (2) fT = fT = 63.8258 fTX Frequency fT is in MHz. Connect a series-mode crystal of frequency fT to REFOSC on the MICRF005. Four-decimal- t = 1.333C AGC - 0.44 where: CAGC is in F, and t is in seconds. Selecting CAGC Capacitor in Duty-Cycle Mode Generally, droop of the AGC control voltage during shutdown should be replenished as quickly as possible after the IC is "turned-on". As described in the functional description, for about [tbd]ms after the IC is turned on, the AGC push-pull currents are increased to 45 times their normal values. Consideration should be given to selecting a value for CAGC and a shutdown time period such that the droop can be replenished within this [tbd]ms period. MICRF005 8 October 2001 MICRF005 Polarity of the droop is unknown, meaning the AGC voltage could droop up or down. Worst-case from a recovery standpoint is downward droop, since the AGC pullup current is 1/10th magnitude of the pulldown current. The downward droop is replenished according to the Equation (6): I Micrel For example, if user desires t = 10ms and chooses a 4.7F CAGC, then the allowable droop is about 144mV. Using the same equation with 200nA worst case pin leakage and assuming 1A of capacitor leakage in the same direction, the maximum allowable t (shutdown time) is about 0.56s for droop recovery in 10ms. (6) C AGC = V t where: I = AGC pullup current for the initial [tbd]ms (67.5A) CAGC = AGC capacitor value t = droop recovery time V = droop voltage October 2001 9 MICRF005 MICRF005 Micrel Typical Applications Figure 9 below illustrates a typical application for the MICRF005 UHF receiver IC. Operation in this example is at 916.5MHz ANTENNA 50 MICRF005 L1 Z1 L2 Z2 T/R Control SEL0 T/R VSSRF VSSRF ANT VDDRF VDDBB CTH C1 4.7F C2 0.1F C3 CTH REFOSC NC CAGC NC SHUT DO VSSBB Data Output C1(CAGC) 0.47F Y1 14.3359MHz +5V Ground Bill of Materials Item U1 C1, C4 C2 C3 L1, L2 Y1 Part Number MICRF005 Manufacturer Micrel Panasonic Panasonic Panasonic Coilcraft Description UHF Receiver 4.7F Ceramic Cap 0.47F Ceramic Cap 0.1F Ceramic Cap [tbd]nH, Wire wound SMT inductors 13.3594MHz crystal Qty 1 1 1 1 1 1 MICRF005 10 October 2001 MICRF005 Micrel Package Information PIN 1 0.154 (3.90) DIMENSIONS: INCHES (MM) 0.026 (0.65) MAX) 0.050 (1.27) 0.016 (0.40) TYP TYP 0.006 (0.15) 0.193 (4.90) 45 3-6 0.244 (6.20) 0.228 (5.80) 0.057 (1.45) 0.049 (1.25) 0.344 (8.75) 0.337 (8.55) SEATING PLANE 14-Lead SOIC (M) MICREL INC. 1849 FORTUNE DRIVE TEL SAN JOSE, CA 95131 WEB USA + 1 (408) 944-0800 FAX + 1 (408) 944-0970 http://www.micrel.com This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc. (c) 2001 Micrel Incorporated October 2001 11 MICRF005 |
Price & Availability of MICRF005
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |