![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
FDC6312P January 2001 FDC6312P Dual P-Channel 1.8V PowerTrench Specified MOSFET General Description These P-Channel 1.8V specified MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain low gate charge for superior switching performance. Features * -2.3 A, -20 V. RDS(ON) = 115 m @ VGS = -4.5 V RDS(ON) = 155 m @ VGS = -2.5 V RDS(ON) = 225 m @ VGS = -1.8 V * High performance trench technology for extremely low RDS(ON) * SuperSOTTM-6 package: small footprint (72% smaller than standard SO-8); low profile (1mm thick) Applications * Power management * Load switch D2 S1 D1 4 5 G2 3 2 1 SuperSOT TM -6 S2 G1 TA=25oC unless otherwise noted 6 Absolute Maximum Ratings Symbol VDSS VGSS ID PD Drain-Source Voltage Gate-Source Voltage Drain Current - Continuous - Pulsed Parameter Ratings -20 8 (Note 1a) Units V V A W -2.3 -7 0.96 0.9 0.7 -55 to +150 Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c) TJ, TSTG Operating and Storage Junction Temperature Range C Thermal Characteristics RJA RJC Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case (Note 1a) (Note 1) 130 60 C/W C/W Package Marking and Ordering Information Device Marking .312 Device FDC6312P Reel Size 13'' Tape width 12mm Quantity 3000 units 2001 Fairchild Semiconductor Corporation FDC6312P Rev C (W) FDC6312P Electrical Characteristics Symbol BVDSS BVDSS TJ IDSS IGSSF IGSSR TA = 25C unless otherwise noted Parameter Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage, Forward Gate-Body Leakage, Reverse (Note 2) Test Conditions VGS = 0 V, ID = -250 A ID = -250 A,Referenced to 25C VDS = -16 V, VGS = 8 V, VGS = -8 V, VGS = 0 V VDS = 0 V VDS = 0 V Min -20 Typ Max Units V Off Characteristics -11 -1 100 -100 mV/C A nA nA On Characteristics VGS(th) VGS(th) TJ RDS(on) Gate Threshold Voltage Gate Threshold Voltage Temperature Coefficient Static Drain-Source On-Resistance VDS = VGS, ID = -250 A ID = -250 A,Referenced to 25C VGS = -4.5 V, ID = -2.3 A ID = -1.9 A VGS = -2.5 V, ID = -1.6 A VGS = -1.8 V, VGS=-4.5 V, ID =-2.3A, TJ=125C VGS = -4.5 V, VDS = -5 V, VDS = -5 V ID = -3.5 A -0.4 -0.9 2 92 116 166 112 -1.5 V mV/C 115 155 225 150 m ID(on) gFS On-State Drain Current Forward Transconductance -7 5.3 A S Dynamic Characteristics Ciss Coss Crss Input Capacitance Output Capacitance Reverse Transfer Capacitance (Note 2) VDS = -10 V, f = 1.0 MHz V GS = 0 V, 467 85 38 pF pF pF Switching Characteristics td(on) tr td(off) tf Qg Qgs Qgd Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge VDD = -10 V, VGS = -4.5 V, ID = -1 A, RGEN = 6 8 13 18 8 16 23 32 16 7 ns ns ns ns nC nC nC VDS = -10 V, VGS = -4.5 V ID = -2.3 A, 4.4 1.0 0.8 Drain-Source Diode Characteristics and Maximum Ratings IS VSD Maximum Continuous Drain-Source Diode Forward Current Drain-Source Diode Forward VGS = 0 V, IS = -0.8 A Voltage -0.8 (Note 2) A V -0.7 -1.2 Notes: 1. RJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. RJC is guaranteed by design while RCA is determined by the user's board design. a) 130 C/W when mounted on a 0.125 in2 pad of 2 oz. copper. b) 140/W when mounted on a .004 in2 pad of 2 oz copper c) 180/W when mounted on a minimum pad. Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width < 300s, Duty Cycle < 2.0% FDC6312P Rev C (W) FDS6312P Typical Characteristics 6 -3.0V -2.5V 4 -2.0V 3 -1.8V 2 1 0 0 0.5 1 1.5 2 2.5 -VDS, DRAIN-SOURCE VOLTAGE (V) RDS(ON), NORMALIZED DRAIN-SOURCE ON-RESISTANCE VGS = -4.5V -ID, DRAIN CURRENT (A) 5 -3.5V 2.5 2.25 VGS = -1.8V 2 1.75 -2.0V 1.5 -2.5V 1.25 1 0.75 0 1 2 3 4 5 6 -ID, DRAIN CURRENT (A) -3.0V -3.5V -4.5V -1.5V Figure 1. On-Region Characteristics. Figure 2. On-Resistance Variation with Drain Current and Gate Voltage. 0.35 RDS(ON), ON-RESISTANCE (OHM) 1.6 RDS(ON), NORMALIZED DRAIN-SOURCE ON-RESISTANCE ID = -2.3A VGS =-4.5V 1.4 ID = -0.8 A 0.3 0.25 0.2 TA = 125oC 0.15 1.2 1 0.8 0.1 0.05 1 2 TA = 25oC 0.6 -50 -25 0 25 50 75 100 125 150 TJ, JUNCTION TEMPERATURE (oC) 3 4 5 -VGS, GATE TO SOURCE VOLTAGE (V) Figure 3. On-Resistance Variation with Temperature. 6 VDS = 5V 5 -ID, DRAIN CURRENT (A) 125oC 4 3 2 1 0 0.5 1 1.5 2 2.5 3 -VGS, GATE TO SOURCE VOLTAGE (V) 25oC -IS, REVERSE DRAIN CURRENT (A) TA = -55oC Figure 4. On-Resistance Variation with Gate-to-Source Voltage. 10 VGS = 0V 1 TA = 125oC 25oC -55oC 0.01 0.1 0.001 0.0001 0 0.2 0.4 0.6 0.8 1 1.2 -VSD, BODY DIODE FORWARD VOLTAGE (V) Figure 5. Transfer Characteristics. Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature. FDC6312P Rev C (W) FDS6312P Typical Characteristics 5 -VGS, GATE-SOURCE VOLTAGE (V) ID = -2.3A 4 CAPACITANCE (pF) -15V 3 VDS = -5V -10V 700 600 500 400 300 200 100 COSS CRSS f = 1MHz VGS = 0 V CISS 2 1 0 0 1 2 3 4 5 6 Qg, GATE CHARGE (nC) 0 0 5 10 15 20 -VDS, DRAIN TO SOURCE VOLTAGE (V) Figure 7. Gate Charge Characteristics. 100 Figure 8. Capacitance Characteristics. 5 P(pk), PEAK TRANSIENT POWER (W) SINGLE PULSE RJA = 180C/W TA = 25C -ID, DRAIN CURRENT (A) 4 10 RDS(ON) LIMIT 1ms 10ms 100ms 1s 10s DC 3 1 VGS = -4.5V SINGLE PULSE RJA = 180oC/W TA = 25oC 0.01 0.1 1 2 0.1 1 10 100 0 0.01 0.1 1 10 100 1000 -VDS, DRAIN-SOURCE VOLTAGE (V) t1, TIME (sec) Figure 9. Maximum Safe Operating Area. Figure 10. Single Pulse Maximum Power Dissipation. r(t), NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE 1 D = 0.5 0.2 0.1 0.1 0.05 0.02 0.01 RJA(t) = r(t) + RJA RJA = 180C/W P(pk) t1 t2 TJ - TA = P * RJA(t) Duty Cycle, D = t1 / t2 0.01 SINGLE PULSE 0.001 0.0001 0.001 0.01 0.1 t1, TIME (sec) 1 10 100 1000 Figure 11. Transient Thermal Response Curve. Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design. FDC6312P Rev C (W) TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACExTM BottomlessTM CoolFETTM CROSSVOLTTM DenseTrenchTM DOMETM EcoSPARKTM E2CMOSTM EnSignaTM FACTTM FACT Quiet SeriesTM DISCLAIMER FAST (R) FASTrTM FRFETTM GlobalOptoisolatorTM GTOTM HiSeCTM ISOPLANARTM LittleFETTM MicroFETTM MicroPakTM MICROWIRETM OPTOLOGICTM OPTOPLANARTM PACMANTM POPTM Power247TM PowerTrench (R) QFETTM QSTM QT OptoelectronicsTM Quiet SeriesTM SILENT SWITCHER (R) SMART STARTTM STAR*POWERTM StealthTM SuperSOTTM-3 SuperSOTTM-6 SuperSOTTM-8 SyncFETTM TinyLogicTM TruTranslationTM UHCTM UltraFET (R) VCXTM STAR*POWER is used under license FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A critical component is any component of a life systems which, (a) are intended for surgical implant into support device or system whose failure to perform can the body, or (b) support or sustain life, or (c) whose be reasonably expected to cause the failure of the life failure to perform when properly used in accordance support device or system, or to affect its safety or with instructions for use provided in the labeling, can be effectiveness. reasonably expected to result in significant injury to the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Product Status Formative or In Design Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. Preliminary First Production No Identification Needed Full Production Obsolete Not In Production This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. Rev. H4 |
Price & Availability of FDC6312P
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |