View TN83C196MD_224898.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

8XC196MD
PROCESS INFORMATION
This device is manufactured on PX29.5, a CHMOS III-E process. Additional process and reliability information is available in the Intel(R) Quality System Handbook.
Table 2. 8XC196MD Memory Map Description External Memory or I/O Internal ROM/EPROM or External Memory (Determined by EA) Reserved. Must contain FFH. (Note 5) PTS Vectors Upper Interrupt Vectors ROM/EPROM Security Key
272323 - 2
Address 0FFFFH 06000H 5FFFH 2080H 207FH 205EH 205DH 2040H 203FH 2030H 202FH 2020H 201FH 201CH 201BH 201AH 2019H 2018H 2017H 2014H 2013H 2000H 1FFFH 1F00H 1EFFH 0200H 01FFH 0018H 0017H 0000H
x x
Reserved. Must contain FFH. (Note 5) Reserved. Must Contain 20H (Note 5)
NOTE: EPROMs are available as One Time Programmable (OTPROM) only.
CCB1 Reserved. Must Contain 20H (Note 5) CCB0 Reserved. Must contain FFH. (Note 5) Lower Interrupt Vectors SFR's External Memory 488 Bytes Register RAM (Note 1) CPU SFR's (Notes 1. 3)
Figure 2. The 8XC196MD Family Nomenclature Table 1. Thermal Characteristics Package Type PLCC QFP ja 35C/W 56C/W jc 13 C/W 12 C/W
All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel Packaging Handbook (order number 240800) for a description of Intel's thermal impedance test methodology.
NOTES: 1. Code executed in locations 0000H to 01FFH will be forced external. 2. Reserved memory locations must contain 0FFH unless noted. 3. Reserved SFR bit locations must contain 0. 4. Refer to 8XC196MC for SFR descriptions. 5. WARNING: Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.
3
8XC196MD
8XC196MC AND 8XC196MD DIFFERENCES INT MASK1 INT PEND1 Registers
PI MASK and PI
PEND Registers
There are some differences between the 8XC196MC and 8XC196MD INT MASK1 INT PEND1 registers The 8XC196MD interrupt mask and pending registers are shown below Notice that the CAPCOM5 COMP4 and CAPCOM4 bits are reserved bits on the 8XC196MC The PI bit of the INT PEND1 register will be set when a Waveform Generator or Compare Module 5 event occurs and the corresponding bit in the PI MASK register is set The PI interrupt vector can be taken when the PI bit in the INT MASK1 register is set The 8XC196MC User's Manual should be referenced for details about the interrupts INT MASK1 (0031H) and INT PEND1 (0012H)
7 6 5 PI 4 3 2 1 0 RSV EXTINT CAPCOM5 COMP4 CAPCOM4 COMP3 CAPCOM3
The PI MASK PI PEND registers contain the bits for the Compare Module 5 (COMP5) Waveform Generator (WG) Timer 1 Overflow (TFI) and Timer 2 Overflow (TF2) mask status flag The diagram below shows the registers Notice that the COMP5 bit is a reserved bit on the 8XC196MC The 8XC196MC User's Manual should be referenced for details about the Waveform Generator Compare Modules and Timers PI MASK (1FBEH) and PEND (1FBCH Read Only)
5 RSV 4 WG 3 RSV 2 TF2 1 RSV 0 TF1
PI
7 RSV 6
COMP5
RSV e RESERVED BIT MUST WRITE AS 0 READ AS 1 e THIS BIT RESERVED ON 8XC196MC
Figure 5 Peripheral Interrupt Mask and Status Registers The PI bit in the INT PEND1 register is set if a Waveform Generator event or Compare Module 5 event occurs and the corresponding PI MASK bit is set For either of these events to cause an interrupt the PI bit in the INT MASK1 register and the corresponding event bit in the PI MASK register must be set Similarly the TOVF bit in the INT PEND register is set if Timer 1 or Timer 2 overflow and the corresponding bit in the PI MASK register is set For either of these two events to cause an interrupt the TOVF bit in the INT MASK register and the corresponding event bit in the PI MASK must be set Upon a PI and or a TOVF interrupt it may be necessary to check if the Compare Module 5 the Waveform Generator Timer 1 or Timer 2 event caused the interrupt The PI PEND will give this information However it should be noted that reading the PI PEND register will clear the register So the individual bits in the PI PEND register must be read by loading PI PEND into another ``shadow'' register then checking the ``shadow'' register to see what event occurred
RSV e RESERVED BIT MUST WRITE AS 0 e THIS BIT RESERVED ON 8XC196MC
Figure 3 Interrupt Mask and Status Registers
PTSSRV and PTSSEL Register
Similarly there are differences between 8XC196MC and 8XC196MD PTS registers The 8XC196MD PTS registers are shown below Notice the CAPCOM5 COMP4 and CAPCOM4 bits are reserved bits on the 8XC196MC The PI bit in the PTSSRV will be set when a Waveform Generator or Compare Module 5 end of PTS interrupt occurs and the corresponding bit in the PI MASK register is set The PI PTS vector can be used when the PI bit in the PTSSEL register is set The 8XC196MC User's Manual should be referenced for details about the PTS PTSSEL (0004H) and PTSSRV (0006H)
15 RSV 14 EXTINT 13 PI 12 CAPCOM5 11 COMP4 10 CAPCOM4 9 8 COMP3 CAPCOM3
7
6
5
4
3
2
1
0
COMP2 CAPCOM2 COMP1 CAPCOM1 COMP0 CAPCOM0 AD DONE TOVF
RSV e RESERVED BIT MUST WRITE AS 0 e THIS BIT RESERVED ON 8XC196MC
Figure 4 PTS Select and Service Registers
4
8XC196MD
Table 3 Interrupt Sources Vectors and Priorities Interrupt Service Interrupt Source Capture Compare5 Compare4 Capture Compare4 Symbol CAPCOMP5 COMP4 CAPCOMP4 Name INT12 INT11 INT10 Vector 2038H 2036H 2034H Priority 12 11 10 Name PTS12 PTS11 PTS10 PTS Service Vector 2058H 2056H 2054H Priority 27 26 25
Interrupt and PTS Vectors
The 8XC196MD has three new interrupt and PTS vectors which are Capture Compare5 Compare 4 and Capture Compare4 Table 3 shows these interrupt vectors and priorities These are shown as reserved vectors in the 8XC196MC User's Manual
Port 7
Port 7 is an additional bidirectional port that was not available on the 8XC196MC device Port 7 can be used as I O or some of the pins have special functions The pins are listed below followed by their special functions Table 4 Port 7 Special Function Pins
Frequency Generator
The Frequency Generator (FG) Peripheral which was not available on the 8XC196MC device is available on the 8XC196MD device The FG outputs a programmable-frequency 50% duty cycle waveform on the FREQOUT pin (P7 7) There are two 8-bit registers which control the FG peripheral Frequency Generator Control Register (FG CON) at 1FB8h Frequency Generator Period Count Register (FG COUNT) at 1FBAh The FG CON can be read or written This register is loaded with a value which determines the number of counts necessary for toggling the output The following equation should be used to calculate the FG CON value
FG CON value e FXTAL b1 16 (FG Frequency)
Pin P7 0 P7 1 P7 2 P7 3 P7 4 P7 5 P7 6 P7 7
Special Function CAPCOMP4 CAPCOMP5 CAPCOMP4 CAPCOMP5
FREQOUT
The special functions of the pins are selected in the Port 7 SFRs The Port 2 I O Port section of the 8XC196MC User's Manual can be referenced when setting up the Port 7 SFRs Port 7 SFRs are located in the following locations Table 5 Port 7 Special Function Registers
where FG Frequency is from 4 kHz to 1 MHz The FG COUNT is loaded with the FG CON register value The FG COUNT register is decremented every eighth state time When it reaches 00h the FG COUNT register will send a signal to toggle the output pin and reload the FG COUNT register with the value in the FG CON register The FG COUNT can only be read not written The FREQOUT pin (P7 7) must be configured for a special function to use it for the Frequency Generator feature
SFR P7 MODE P7 DIR P7 REG P7 PIN
Address 1FD1h 1FD3h 1FD5h 1FD7h
5
8XC196MD
NOTE P1 5 was a VSS pin on the 8XC196MC device If P1 5 and P1 6 are not being used these pins can remain connected to VSS
Port 1
There are three additional Port 1 input pins (P1 5 - P1 7) that were not available on the 8XC196MC These pins are listed below followed by their function Table 6 New 8XC196MD Port 1 Pins Pin P1 5 P1 6 P1 7 Description Digital or Analog Input Digital Input Digital Input
6
8XC196MD
272323 - 3
NOTE: NC means No Connect. Do not connect these pins.
Figure 6. 84-Lead PLCC Package
7
8XC196MD
272323 - 4
Figure 7. 80-Lead Shrink EIAJQFP (Quad Flat Pack)
8
8XC196MD
PIN DESCRIPTIONS
Symbol ACH0-ACH13 (P0 0-P0 7 P1 0-P1 5) ANGND ALE ADV(P5 0)
(Alphabetically Ordered) Function Analog inputs to the on-chip A D converter ACH0 - 7 share the input pins with P0 0-7 and ACH8 - 13 share pins with P1 0 - 5 If the A D is not used the port pins can be used as standard input ports Reference ground for the A D converter Must be held at nominally the same potential as VSS Address Latch Enable or Address Valid output as selected by CCR Both options allow a latch to demultiplex the address data bus on the signal's falling edge When the pin is ADV it goes inactive (high) at the end of the bus cycle ALE ADV is active only during external memory accesses Can be used as standard I O when not used as ALE ADV Byte High Enable or Write High output as selected by the CCR BHE will go low for external writes to the high byte of the data bus WRH will go low for external writes where an odd byte is being written BHE WRH is activated only during external memory writes Input for bus width selection If CCR bits 1 and 2 e 1 this pin dynamically controls the bus width of the bus cycle in progress If BUSWIDTH is low an 8-bit cycle occurs If it is high a 16-bit cycle occurs This pin can be used as standard I O when not used as BUSWIDTH The EPA Capture Compare pins CAPCOMP0 - 3 share the pins with P2 0-P2 3 CAPCOMP4 - 5 share the pins with P7 0 - P7 1 If not used for the EPA they can be configured as standard I O pins Output of the internal clock generator The frequency is frequency It has a 50% duty cycle of the oscillator
BHE WRH (P5 5)
BUSWIDTH (P5 7)
CAPCOMP0-CAPCOMP5 (P2 0-P2 3 P7 0-P7 1) CLKOUT COMPARE0-COMPARE5 (P2 4-P2 7 P7 2-P7 3) EA
The EPA Compare pins COMPARE0 - 3 share the pins with P2 4 - P2 7 COMPARE4-5 share the pins with P7 2 - P7 3 If not used for the EPA they can be configured as standard I O pins External Access enable pin EA e 0 causes all memory accesses to be external to the chip EA e 1 causes memory accesses from location 2000H to 5FFFH to be from the on-chip OTPROM ROM EA e 12 5V causes execution to begin in the programming mode EA is latched at reset A programmable input on this pin causes a maskable interrupt vector through memory location 203CH The input may be selected to be a positive negative edge or a high low level using WG PROTECT (1FCEH) Programmable frequency output pin The frequency can vary from 4 KHz to 1 MHz (16 MHz input clock) It has a 50% duty cycle Pin may be configured as standard I O if FREQOUT is not used INST is high during the instruction fetch from the external memory and throughout the bus cycle It is low otherwise This pin can be configured as standard I O if not used as INST A positive transition on this pin causes a non-maskable interrupt which vectors to memory location 203EH If not used it should be tied to VSS May be used by Intel Evaluation boards 8-bit high impedance input-only port Also used as A D converter inputs Port0 pins should not be left floating These pins also used to select programming modes in the OTPROM devices 8-bit high impedance input-only port P1 0 - P1 5 are also used as A D converter inputs In addition P1 2 and P1 3 can be used as Timer 1 clock input and direction select respectively P1 6 - P1 7 can be used as input-only pins 9
EXTINT
FREQOUT
INST (P5 1)
NMI
PORT0
PORT1
8XC196MD
PIN DESCRIPTIONS
Symbol PORT2 PORT3 PORT4 PORT5
(Alphabetically Ordered) (Continued) Function 8-bit bidirectional I O port All of the Port2 pins are shared with the EPA I O pins (CAPCOMP0 - 3 and COMPARE0 - 3) 8-bit bidirectional I O ports with open drain outputs These pins are shared with the multiplexed address data bus which uses strong internal pullups 8-bit bidirectional I O port 7 of the pins are shared with bus control signals (ALE INST WR RD BHE READY BUSWIDTH) Can be used as standard IO 8-bit output port P6 6 and P6 7 output PWM the others are used as the Wave Form Generator outputs Can be used as standard output ports 8-bit bidirectional I O port P7 0 - P7 3 can be used as EPA I O pins (CAPCOMP4-5 and COMPARE4 - 5) P7 7 can be used as FREQOUT output pin P7 4-P7 6 are standard I O pins Programmable duty cycle Programmable frequency Pulse Width Modulator pins The duty cycle has a resolution of 256 steps and the frequency can vary from 122 Hz to 31 KHz (16 MHz input clock) Pins may be configured as standard output if PWM is not used Read signal output to external memory RD is low only during external memory reads Can be used as standard I O when not used as RD Ready input to lengthen external memory cycles If READY e 0 the memory controller inserts wait states until the next positive transition of CLKOUT occurs with READY e 1 Can be used as standard I O when not used as READY Reset input to and open-drain output from the chip Held low for at least 16 state times to reset the chip Input high for normal operation RESET has an Ohmic internal pullup resistor Timer 1 Clock input This pin has two other alternate functions ACH10 and P1 2 Timer 1 Direction input This pin has two other alternate functions ACH11 and P1 3 The programming voltage is applied to this pin It is also the timing pin for the return from Power Down circuit Connect this pin with a 1 mF capacitor to VSS and a 1 MX resistor to VCC If the Power Down feature is not used connect the pin to VCC 3 phase output signals and their complements used in motor control applications The pins can also be configured as standard output pins Write and Write Low output to external memory WR will go low every external write WRL will go low only for external writes to an even byte Can be used as standard I O when not used as WR WRL Input of the oscillator inverter and the internal clock generator This pin should be used when using an external clock source Output of the oscillator inverter Determines the EPROM programming mode A low signal in Auto Programming mode indicates that programming is in process A high signal indicates programming is complete
PORT6 PORT7
PWM0 PWM1 (P6 6 P6 7)
RD (P5 3) READY (P5 6)
RESET
T1CLK (P1 2) T1DIR (P1 3) VPP
WG1-WG3 WG1 -WG3 (P6 0-P6 5) WR WRL (P5 2)
XTAL1 XTAL2 PMODE (P0 4-7) PACT (P2 5)
10
8XC196MD
PIN DESCRIPTIONS
Symbol PALE (P2 1) PROG (P2 2) PVER (P2 0) CPVER (P2 6) AINC (P2 4)
(Alphabetically Ordered) (Continued) Function A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address command information (input to slave) A falling edge in Slave Programming Mode begins programming A rising edge ends programming A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly Cumulative Program Verification Pin is high if all locations since entering a programming mode have programmed correctly Auto Increment Active low input enables the auto increment mode Auto increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write
11
8XC196MD
ABSOLUTE MAXIMUM RATINGS
Ambient Temperature Under Bias Storage Temperature Voltage from EA or VPP to VSS or ANGND Voltage on Any Other Pin to VSS or ANGND Power Dissipation
b 40 C to a 85 C b 65 C to a 150 C b 0 5V to a 13 00V b 0 5V to a 7 0V(1)
NOTICE This data sheet contains preliminary information on new products in production The specifications are subject to change without notice Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design
1 5W(2)
WARNING Stressing the device beyond the ``Absolute Maximum Ratings'' may cause permanent damage These are stress ratings only Operation beyond the ``Operating Conditions'' is not recommended and extended exposure beyond the ``Operating Conditions'' may affect device reliability
NOTES 1 This includes VPP and EA on ROM or CPU only devices 2 Power dissipation is based on package heat transfer limitations not device power consumption
OPERATING CONDITIONS
Symbol TA VCC VREF FOSC Description Ambient Temperature Under Bias Digital Supply Voltage Analog Supply Voltage Oscillator Frequency Min
b 40
Max
a 85
Units C V V MHz
4 50 4 00 8
5 50 5 50 16
NOTE ANGND and VSS should be nominally at the same potential Also VSS and VSS1 must be at the same potential
DC ELECTRICAL CHARACTERISTICS
Symbol VIL VIH VOL Parameter Input Low Voltage Input High Voltage Output Low Voltage Port 2 5 and 7 P6 6 P6 7 CLKOUT Output Low Voltage on Port 3 4 Output Low Voltage on Port 6 0-6 5 Output High Voltage
(Over Specified Operating Conditions) Min
b0 5
Max 0 3 VCC VCC a 0 5 03 0 45 15 10 0 45
Units V V V V V V V V V V V
Test Conditions
0 7 VCC
IOL e 200 mA IOL e 3 2 mA IOL e 7 mA IOL e 15 mA IOL e 10 mA IOH e b 200 mA IOH e b 3 2 mA IOH e b 7 mA Typical
VOL1 VOL2 VOH
VCC b 0 3 VCC b 0 7 VCC b 1 5 02
Vth a -Vthb
Hysteresis Voltage Width on RESET
12
8XC196MD
DC ELECTRICAL CHARACTERISTICS
Symbol ILI ILI1 IIL IIL1 IOH ICC IREF IIDL IPD RRST CS Parameter Input Leakage Current on All Input Only Pins Input Leakage Current on Port0 and Port1 Input Low Current on BD Ports (Note 1) Input Low Current on P5 4 and P2 6 during Reset (Note 3) Output High Current on P5 4 and P2 6 during Reset (Note 4) Active Mode Current in Reset A D Conversion Reference Current Idle Mode Current Power-Down Mode Current RESET Pin Pullup Resistor Pin Capacitance (Any Pin to VSS) 6k
b2
(Over Specified Operating Conditions) (Continued) Test Conditions 0V k VIN k VCC - 0 3V (in RESET) 0V k VIN k VREF VIN e 0 3 VCC 0 2 VCC 0 7 VCC XTAL1 e 16 MHz VCC e VPP e VREF e 5 5V
Min Typ Max Units
g10
mA mA mA mA mA
g3
b 70 b 10
50 2 15 5
70 5 30 50 65k 10
mA mA mA mA X pF
VCC e VPP e VREF e 5 5V FTEST e 1 0 MHz
NOTES 1 BD (Bidirectional ports) include P2 0 - P2 7 except P2 6 P3 0 - P3 7 P4 0 - P4 7 P5 0 - P5 3 P5 5 - P5 7 P7 0 - P7 7 2 During normal (non-transient) conditions the following total current limits apply IOH 28 mA P6 0 - P6 5 IOL 40 mA IOH 42 mA P3 IOL 90 mA IOH 42 mA P4 IOL 90 mA IOH 35 mA P5 CLKOUT IOL 35 mA IOH 63 mA P2 P6 6 P6 7 P7 IOL 63 mA 3 Maximum current that must be sunk by external device to ensure test mode entry 4 Do not exceed minimum current or device may enter test mode
13
8XC196MD
EXPLANATION OF AC SYMBOLS Each symbol is two pairs of letters prefixed by ``T'' for time The characters in a pair indicate a signal and its condition respectively Symbols represent the time between the two signal condition points Conditions H L V X Z High Low Valid No Longer Valid Floating Signals A B C D G H HA Address BHE CLKOUT DATA Buswidth HOLD HLDA L BR R W X Y Q ALE ADV BREQ RD WR WRH WRL XTAL1 READY Data Out
AC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions) Test Conditions Capacitive load on all pins e 100 pF Rise and fall times e 10 ns FOSC e 16 MHz
The system must meet the following specifications to work with the 87C196MD Symbol FXTAL TOSC TAVYV TLLYV TYLYH TCLYX TLLYX TAVGV TLLGV TCLGX TAVDV TRLDV TCLDV TRHDZ TRXDX Parameter Frequency on XTAL1 1 FXTAL Address Valid to READY Setup ALE Low to READY Setup Not READY Time READY Hold after CLKOUT Low READY Hold after ALE Low Address Valid to BUSWIDTH Setup ALE Low to BUSWIDTH Setup Buswidth Hold after CLKOUT Low Address Valid to Input Data Valid RD Active to Input Data Valid CLKOUT Low to Input Data Valid End of RD to Input Data Float Data Hold after RD Inactive 0 0 3 TOSC b 55 TOSC b 22 TOSC b 50 TOSC 0 TOSC b 15 Min 8 62 5 Max 16 125 2 TOSC b 75 TOSC b 70 No Upper Limit TOSC b 30 2 TOSC b 40 2 TOSC b 75 TOSC b 60 Units MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns 2 2 4 1 1 4 Notes 3
NOTES 1 If Max is exceeded additional wait states will occur 2 If wait states are used add 2 TOSC N where N e number of wait states 3 Testing performed at 8 MHz However the device is static by design and will typically operate below 1 Hz 4 These timings are included for compatibility with older b90 and BH products They should not be used for newer highspeed designs
14
8XC196MD
AC ELECTRICAL CHARACTERISTICS (Continued) Test Conditions Capacitive load on all pins e 100 pF Rise and fall times e 10 ns FOSC e 16 MHz
The 87C196MD will meet the following timing specifications Symbol TXHCH TCLCL TCHCL TCLLH TLLCH TLHLH TLHLL TAVLL TLLAX TLLRL TRLCL TRLRH TRHLH TRLAZ TLLWL TCLWL TQVWH TCHWH TWLWH TWHQX TWHLH TWHBX TWHAX TRHBX TRHAX Parameter XTAL1 to CLKOUT High or Low CLKOUT Cycle Time CLKOUT High Period CLKOUT Falling Edge to ALE Rising ALE Falling Edge to CLKOUT Rising ALE Cycle Time ALE High Period Address Setup to ALE Falling Edge Address Hold after ALE Falling ALE Falling Edge to RD Falling RD Low to CLKOUT Falling Edge RD Low Period RD Rising Edge to ALE Rising Edge RD Low to Address Float ALE Falling Edge to WR Falling CLKOUT Low to WR Falling Edge Data Stable to WR Rising Edge CLKOUT High to WR Rising Edge WR Low Period Data Hold after WR Rising Edge WR Rising Edge to ALE Rising Edge BHE INST Hold after WR Rising AD8-15 Hold after WR Rising BHE INST Hold after RD Rising AD8-15 Hold after RD Rising TOSC b 10 0 TOSC b 23
b 10
Min 30 2 TOSC TOSC b 10
b5 b 20
Max 110
Units ns ns ns ns ns ns ns ns ns ns
Notes
TOSC a 15 15 15
4 TOSC TOSC b 10 TOSC b 15 TOSC b 40 TOSC b 30 4 TOSC b 5 TOSC 30 TOSC a 25 TOSC a 25 5 TOSC a 10
3
ns ns ns ns ns 3 1
25
ns ns
15
ns ns ns 3
TOSC b 30 TOSC b 25 TOSC b 10 TOSC b 10 TOSC b 30 TOSC b 10 TOSC b 30 TOSC a 15
ns ns ns ns ns
1
2
2
NOTES 1 Assuming back to back cycles 2 8-bit bus only 3 If wait states are used add 2 TOSC N where N e number of wait states
15
8XC196MD
SYSTEM BUS TIMINGS
272323 - 5
16
8XC196MD
READY TIMINGS (One Wait State)
272323 - 6
BUSWIDTH TIMINGS
272323 - 7
17
8XC196MD
EXTERNAL CLOCK DRIVE
Symbol 1 TXLXL TXLXL TXHXX TXLXX TXLXH TXHXL Parameter Oscillator Frequency Oscillator Period High Time Low Time Rise Time Fall Time Min 8 62 5 22 22 10 10 Max 16 0 125 Units MHz ns ns ns ns ns
EXTERNAL CRYSTAL CONNECTIONS
EXTERNAL CLOCK CONNECTIONS
272323 - 8
272323 - 9
NOTE Keep oscillator components close to chip and use short direct traces to XTAL1 XTAL2 and VSS When using crystals C1 e 20 pF C2 e 20 pF When using ceramic resonators consult manufacturer for recommended circuitry
Required if TTL driver used Not needed if CMOS driver is used
EXTERNAL CLOCK DRIVE WAVEFORMS
272323 - 10
An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up This is due to interaction between the amplifier and its feedback capacitance Once the external signal meets the VIL and VIH specifications the capacitance will not exceed 20 pF AC TESTING INPUT OUTPUT WAVEFORMS FLOAT WAVEFORMS
272323 - 11 AC Testing inputs are driven at 3 5V for a Logic ``1'' and 0 45V for a Logic ``0'' Timing measurements are made at 2 0V for a Logic ``1'' and 0 8V for a Logic ``0''
272323 - 12 For Timing Purposes a Port Pin is no Longer Floating when a 100 mV change from Load Voltage Occurs and Begins to Float when a 100 mV change from the Loaded VOH VOL Level occurs IOL IOH e g15 mA
18
8XC196MD
TCONV e Conversion time ms FOSC e Processor frequency MHz B e 8 for 8-bit conversion B e 10 for 10-bit conversion CONV e Value loaded into AD TIME bits 0 - 5 CONV must be in the range 2 through 31 The converter is ratiometric so absolute accuracy is dependent on the accuracy and stability of VREF VREF must be close to VCC since it supplies both the resistor ladder and the analog portion of the converter and input port pins There is also an AD TEST SFR that allows for conversion on ANGND and VREF as well as adjusting the zero offset The absolute error listed is WITHOUT doing any adjustments A D CONVERTER SPECIFICATION The specifications given assume adherence to the operating conditions section of this data sheet Testing is performed with VREF e 5 12V and 16 0 MHz operating frequency After a conversion is started the device is placed in the IDLE mode until the conversion is complete
A TO D CHARACTERISTICS The sample and conversion time of the A D converter in the 8-bit or 10-bit modes is programmed by loading a byte into the AD TIME Special Function Register This allows optimizing the A D operation for specific applications The AD TIME register is functional for all possible values but the accuracy of the A D converter is only guaranteed for the times specificed in the operating conditions table The value loaded into AD TIME bits 5 6 7 determines the sample time TSAM and is calculated using the following formula SAM e (TSAM c FOSC) b 2 8
TSAM e Sample time ms FOSC e Processor frequency MHz SAM e Value loaded into AD TIME bits 5 6 7 SAM must be in the range 1 through 7 The value loaded into AD TIME bits 0-5 determines the conversion time TCONV and is calculated using the following formula CONV e (TCONV c FOSC) b 3 b1 2B
19
8XC196MD
10-BIT MODE A D OPERATING CONDITIONS
Symbol TA VCC VREF TSAM TCONV FOSC Description Ambient Temperature Digital Supply Voltage Analog Supply Voltage Sample Time Conversion Time Oscillator Frequency Min
b 40
Max
a 85
Units C V V(1) ms(2) ms(2) MHz
4 50 4 00 10 10 0 80
5 50 5 50
20 0 16 0
NOTES ANGND and VSS should nominally be at the same potential 1 VREF must be within 0 5V of VCC 2 The value of AD TIME is selected to meet these specifications
10-BIT MODE A D CHARACTERISTICS
Parameter Resolution Absolute Error Full Scale Error Zero Offset Error Non-Linearity Differential Non-Linearity Channel-to-Channel Matching Repeatability Temperature Coefficients Offset Full Scale Differential Non-Linearity Off Isolation Feedthrough VCC Power Supply Rejection Input Series Resistance Voltage on Analog Input Pin Sampling Capacitor DC Input Leakage 3
g1 g0 1 g0 25
(Over Specified Operating Conditions) Min 1024 10 0 Max 1024 10
g4
Typical(1)
Units Levels Bits LSBs LSBs LSBs
0 25 g0 5 0 25 g0 5 1 0 g2 0
lb 1 g4
LSBs LSBs LSBs LSBs LSB C LSB C LSB C
a2
g1 0
0 0
0 009 0 009 0 009
b 60 b 60 b 60
dB(2 3) dB(2) dB(2) X(4) V(5 6) pF
750 ANGND b 0 5
2K VREF a 0 5
g3 0
0
mA
NOTES An ``LSB'' as used here has a value of approximately 5 mV (See Embedded Microcontrollers and Processors Handbook for A D glossary of terms) 1 These values are expected for most parts at 25 C but are not tested or guaranteed 2 DC to 100 KHz 3 Multiplexer Break-Before-Make is guaranteed 4 Resistance from device pin through internal MUX to sample capacitor 5 These values may be exceeded if the pin current is limited to g2 mA 6 Applying voltages beyond these specifications will degrade the accuracy of other channels being converted 7 All conversions performed with processor in IDLE mode
20
8XC196MD
8-BIT MODE A D OPERATING CONDITIONS
Symbol TA VCC VREF TSAM TCONV FOSC Description Ambient Temperature Digital Supply Voltage Analog Supply Voltage Sample Time Conversion Time Oscillator Frequency Min
b 40
Max
a 85
Units C V V(1) ms(2) ms(2) MHz
4 50 4 00 10 70 80
5 50 5 50
20 0 16 0
NOTES ANGND and VSS should nominally be at the same potential 1 VREF must be within 0 5V of VCC 2 The value of AD TIME is selected to meet these specifications
8-BIT MODE A D CHARACTERISTICS
Parameter Resolution Absolute Error Full Scale Error Zero Offset Error Non-Linearity Differential Non-Linearity Channel-to-Channel Matching Repeatability Temperature Coefficients Offset Full Scale Differential Non-Linearity Off Isolation Feedthrough VCC Power Supply Rejection Input Series Resistance Voltage on Analog Input Pin Sampling Capacitor DC Input Leakage 3
g1 g0 25 g0 5 g0 5
(Over the Above Operating Conditions) Min 256 8 0 Max 256 8
g1
Typical(1)
Units Level Bits LSBs LSBs LSBs
0
lb 1
g1
LSBs LSBs LSBs LSBs LSB C LSB C LSB C
a1
g1 0
0
0 003 0 003 0 003
b 60 b 60 b 60
dB(2 3) dB(2) dB(2) X(4) V(5 6) pF
750 VSS b 0 5 0
2K VREF a 0 5
g3 0
mA
NOTES An ``LSB'' as used here has a value of approximately 20 mV (See Embedded Microcontrollers and Processors Handbook for A D glossary of terms) 1 These values are expected for most parts at 25 C but are not tested or guaranteed 2 DC to 100 KHz 3 Multiplexer Break-Before-Make is guaranteed 4 Resistance from device pin through internal MUX to sample capacitor 5 These values may be exceeded if the pin current is limited to g2 mA 6 Applying voltages beyond these specifications will degrade the accuracy of other channels being converted 7 All conversions performed with processor in IDLE mode
21
8XC196MD
EPROM SPECIFICATIONS OPERATING CONDITIONS DURING PROGRAMMING
Symbol TA VCC VREF VPP VEA FOSC TOSC Description Ambient Temperature during Programming Supply Voltage during Programming Reference Supply Voltage during Programming Programming Voltage EA Pin Voltage Oscillator Frequency during Auto and Slave Mode Programming Oscillator Frequency during Run-Time Programming Min 20 45 45 12 25 12 25 60 60 Max 30 55 55 12 75 12 75 80 12 0 Units C V(1) V(1) V(2) V(2) MHz MHz
NOTES 1 VCC and VREF should nominally be at the same voltage during programming 2 VPP and VEA must never exceed the maximum specification or the device may be damaged 3 VSS and ANGND should nominally be at the same potential (0V) 4 Load capacitance during Auto and Slave Mode programming e 150 pF
AC EPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)
Symbol TSHLL TLLLH TAVLL TLLAX TPLDV TPHDX TDVPL TPLDX TPLPH(1) TPHLL TLHPL TPHPL TPHIL TILIH TILVH TILPL TPHVL Parameter Reset High to First PALE Low PALE Pulse Width Address Setup Time Address Hold Time PROG Low to Word Dump Valid Word Dump Data Hold Data Setup Time Data Hold Time PROG Pulse Width PROG High to Next PALE Low PALE High to PROG Low PROG High to Next PROG Low PROG High to AINC Low AINC Pulse Width PVER Hold after AINC Low AINC Low to PROG Low PROG High to PVER Valid 0 400 50 220 220 220 0 240 50 170 220 Min 1100 50 0 100 50 50 Max Units TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC TOSC
NOTE 1 This specification is for the Word Dump Mode For programming pulses use the Modified Quick Pulse Algorithm
22
8XC196MD
DC EPROM PROGRAMMING CHARACTERISTICS
Symbol IPP Parameter VPP Supply Current (When Programming) Min Max 100 Units mA
NOTE Do not apply VPP until VCC is stable and within specifications and the oscillator clock has stabilized or the device may be damaged
SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE
2723231 - 13
NOTE P3 0 must be high (``1'')
23
8XC196MD
SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT
272323 - 14
NOTE P3 0 must be low (``0'')
SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT
272323 - 15
24
8XC196MD
87C196MD DESIGN CONSIDERATIONS
When an indirect shift during divide occurs the upper 3 bits of the shift count are not masked completely. If the shift count register has the value 32 * n where n e 1, 3, 5 or 7. the operand will be shifted 32 times. This should have resulted in no shift taking place.
the 8XC196MD. Port 7 is a bidirectional port added to the 8XC196MD. Port 1 has one additional analog or digital input that was connected to V SS on the 8XC196MC. Port 1 also has two additional digital inputs. See 8XC196MC and 8XC196MD Differences Section of this data sheet.
DATA SHEET REVISION HISTORY
Document 272323-003 was updated due to changes required for the lead free initiative. To address the fact that many of the package prefix variables have changed, all package prefix variables in the document are now indicated with an "x".
8XC196MC to 8XC196MD Design Considerations
8XC196MC and 8XC196MD are pin compatible. However, there were several pins that were not connected (NC) on the 8XC196MC that are I/O pins on
25

▲Up To Search▲

Price & Availability of TN83C196MD

	To Download TN83C196MD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .