View TDA7309_236050.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TDA7309
DIGITAL CONTROLLED STEREO AUDIO PROCESSOR WITH LOUDNESS
INPUT MULTIPLEXER: 3 STEREO INPUTS RECORD OUTPUT FUNCTION LOUDNESS FUNCTION VOLUME CONTROL IN 1dB STEPS INDEPENDENT LEFT AND RIGHT VOLUME CONTROL SOFT MUTE FUNCTION ALL FUNCTIONS PROGRAMMABLE VIA SERIAL I2C BUS
DIP20 SO20
DESCRIPTION The TDA7309 is a control processor with independent left and right volume control for quality audio applications. Selectable external loudness and soft mute functions are provided. Control is accomplished by serial I2C bus microprocessor interface. The AC signal setting is obtained by resistor netBLOCK DIAGRAM
ORDERING NUMBER: TDA7309 TDA7309D
works and switches combined with operational amplifiers. Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and Low DC stepping are obtained.
100nF Recout(L) 3x 2.2F 17 18 LEFT INPUTS 20 VOLUME + LOUDNESS MUTE 2 1 LOUD(L) 19
OUT LEFT
INPUT SELECTOR 3x 2.2F 14 13 RIGHT INPUTS 11 VOLUME + LOUDNESS SOFT MUTE SERIAL BUS DECODER + LATCHES
6 4 5 8
DIGGND SDA SCL ADDR CSM BUS
3
SUPPLY
TDA7309
MUTE 15 CREF 10 Recout(R) 22F 12 LOUD(R)
9
OUT RIGHT
16 VS
7 AGND
D93AU045A
100nF
September 1997
1/12
TDA7309
PIN CONNECTION (Top View)
RecoutL OUTL CSM SDA SCL DGND GND ADD OUTR RecoutR 1 2 3 4 5 6 7 8 9 10
D94AU058A
20 19 18 17 16 15 14 13 12 11
IN3L LOUDL IN2L IN1L VS CREF IN1R IN2R LOUDR IN3R
ABSOLUTE MAXIMUM RATINGS
Symbol VS Tamb Tstg Operating Supply Voltage Operating Ambient Temperature Storage Temperature Range Parameter Value 10.5 -40 to 85 -55 to +150 Unit V C C
QUICK REFERENCE DATA
Symbol VS VCL THD S/N Sc Parameter Operating Supply Voltage Max. Input Signal Handling Total Harmonic Distortion Signal to Noise Ratio Channel Separation f = 1KHz Volume Control 1.0dB step Soft Mute Attenuation Direct Mute Attenuation -95 60 100 V = 1Vrms, f = 1KHz Test Condition Min. 6 2 0.01 106 100 0 0.1 Typ. Max. 10 Unit V Vrms % dB dB dB dB dB
TEST CIRCUIT
IN1L IN2L IN3L RecoutL 17 18 20 1 2 16 OUTL VS CREF AGND OUTR ADD 3 CSM
IN1R IN2R IN3R RecoutR
TDA7309
14 13 11 10 LL 19 LR 12 5 SCL 4 SDA 6 DIGGND
15 7 9 8
D94AU057A
2/12
TDA7309
THERMAL DATA
Symbol Rth j-pins Parameter Thermal resistance Junction to Pins SO20 150 DIP20 100 Unit C/W
ELECTRICAL CHARACTERISTICS (Refer to the test circuit, Tamb = 25C, VS = 9V, RL = 10K, RG = 50, all controls flat (G = 0), f = 1KHz unless otherwise specified.)
Symbol Parameter Test Condition Min. Typ. Max. Unit
SUPPLY
VS IS SVR Supply Voltage Supply Current Ripple Rejection 5 (*) 60 9 7 85 10 10 V mA dB
INPUT SELECTORS
RI Sin C RANGE AVMAX ASTEP EA ET VDC Amute Input Resistance Input Separation 35 80 50 90 65 K dB
VOLUME CONTROL
Control Range Max. Attenuation Step resolution Attenuation Set Error Tracking Error DC Steps Output Mute Attenuation 87 0.5 -1.2 -3 92 92 1 95 1.5 1.2 2 2 3 5 dB dB dB dB dB dB mV mV dB
AV = 0 to -24dB AV = -24 to -56dB adjacent attenuation steps from 0dB to AV max.
80
0 0.5 100
SOFT MUTE
Td Delay Time C smute = 22nF 0 to -20dB Fast Mode Slow Mode 1 20 ms ms
AUDIO OUTPUTS
VCLIP RL R out VDC Clipping Level Output Load Resistance Output Impedance DC Voltage Level d = 0.3% 2 2 100 2.6 200 3.8 300 Vrms K V
GENERAL
e NO Output Noise BW = 20-20KHz, flat output muted all gains = 0dB A curve all gains = 0dB AV = 0 to -24dB AV = -24 to -56dB all gains = 0dB; VO = 1Vrms 2.5 5 3 0 0 106 0.01 100 V V V dB dB dB % dB
15 1 2 0.1
Et S/N d SC V IL VIH IIN VO
Total Tracking Error Signal to Noise Ratio Distortion Channel Separation
95 80
BUS INPUTS
Input Low Voltage Input High Voltage Input Current Output Voltage SDA Acknowledge 1 Vin = 0.4V IO = 1.6mA 3 -5 0.4 +5 0.8 V V A V
(*) Hedevice work until 5V but no guarantee about SVR
3/12
TDA7309
Figure 1: Noise vs. volume setting. Figure 2: SVRR vs. frequency.
Figure 3: THD vs. frequency
Figure 4: THD vs. RLOAD.
Figure 5: Channel separation vs. frequency.
Figure 6: Output clip level vs. Supply Voltage.
4/12
TDA7309
Figure 7: Quiescent current vs. supply voltage. Figure 8: Loudnessvs. Volume Attenuation.
Figure 9: Loudnes vs. Frequency (CLOUD = 100nF) vs. Volume
Figure 10: Loudness vs. External Capacitors
5/12
TDA7309
I2C BUS INTERFACE Data transmission from microprocessor to the TDA7313 and viceversa takes place thru the 2 wires I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). Data Validity As shown in fig. 11, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. Start and Stop Conditions As shown in fig. 12 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. Byte Format Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first. Figure 11: Data Validity on the I2CBUS Acknowledge The master (P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 13). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. Transmission without Acknowledge Avoiding to detect the acknowledge of the audioprocessor, the P can use a simplier transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data. This approach of course is less protected from misworking and decreases the noise immunity.
Figure 12: Timing Diagram of I2CBUS
Figure 13: Acknowledge on the I2CBUS
6/12
TDA7309
SDA, SCL I2CBUS TIMING
Symbol fSCL tBUF tHD:STA tLOW tHIGH tSU:STA tHD:DA tSU:DAT tR tF tSU:STO SCL clock frequency Bus free time between a STOP and START condition Hold time (repeated) START condition. After this period, the first clock pulse is generated LOW period of the SCL clock HIGH period of the SCL clock Set-up time for a repeated START condition Data hold time Data set-up time Rise time of both SDA and SCL signals Fall time of both SDA and SCL signals Set-up time for STOP condition Parameter Min. 0 1.3 0.6 1.3 0.6 0.6 0.300 100 20 20 0.6 300 300 Typ. Max. 400 Unit kHz s s s s s s ns ns (*) ns (*) s
All values referred to VIH min. and VIL max. levels (*) Must be guaranteed by the I2C BUS master.
Definition of timing on the I2C-bus
SDA tBUF tR tF tHIGH tHD;STA tSP tSU;STO
SCL t LOW P S tHD;STA tF tSU;STA tSU;DAT Sr P
tHD;DAT
D95AU314
P = STOP S = START
7/12
TDA7309
SOFTWARE SPECIFICATION Interface Protocol The interface protocol comprises: A start condition (s) A chip address byte, containing the TDA7309 address (the 8th bit of the byte must be 0). The TDA7309 must always acknowledge at the end of each transmitted byte. A sequence of data (N-bytes + acknowledge) A stop condition (P)
TDA7309 ADDRESS
MSB S 0 0
first byte 1 1 0 0 A
LSB 0 ACK
MSB DATA
LSB
ACK
MSB DATA
LSB
ACK P
Data Transferred (N-bytes + Acknowledge) ACK = Acknowledge S = Start P = Stop MAX CLOCK SPEED 100kbits/s
SOFTWARE SPECIFICATION Chip address
MSB 0 0 0 0 1 1 1 1 0 0 0 0 1 0 LSB 0 0 pin address open pin address close to ground
FUNCTION CODES
MSB VOLUME MUTE/LOUD INPUTS CHANNEL 0 1 1 1 F6 X 0 0 1 F5 X 0 1 0 F4 X X X X F3 X X X X F2 X X X X F1 X X X X LSB X X X X
CHANNEL ABILITATION CODES
MSB 1 F6 1 F5 0 X X X X X X X X X X X X 0 0 1 1 0 1 0 1 F4 F3 F2 F1 LSB FUNCTION channel RIGHT LEFT BOTH BOTH
Power on reset condition 11111110
8/12
TDA7309
VOLUME CODES
MSB 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 X 0 1 0 1 0 1 0 1 0 1 0 1 X 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 F6 F5 F4 F3 F2 F1 LSB FUNCTION step 1dB 0dB -1dB -2dB -3dB -4dB -5dB -6dB -7dB step 8dB 0dB -8dB -16dB -24dB -32dB -40dB -48dB -56dB -64dB -72dB -80dB -88dB MUTE
MUTE LOUDNESS CODES
MSB 1 F6 0 F5 0 X X 1 X X 0 1 0 0 0 0 1 0 1 F4 F3 F2 F1 LSB FUNCTION mute/loud slow soft mute on fast soft mute on soft mute off LOUD OFF loud on (10dB) loud on (20dB)
INPUT MULTIPLEXER CODES
MSB 1 F6 0 F5 1 X X X X X X X X X X X X 0 0 1 1 0 1 0 1 F4 F3 F2 F1 LSB FUNCTION inputs MUTE IN2 IN3 IN1
Purchase of I2C Components of SGS-THOMSON Microlectronics, conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specifications as defined by Philips.
9/12
TDA7309
SO20 PACKAGE MECHANICAL DATA
DIM. MIN. A a1 a2 b b1 C c1 D E e e3 F L M S 7.4 0.5 12.6 10 1.27 11.43 7.6 1.27 0.75 8 (max.) 0.291 0.020 13.0 10.65 0.35 0.23 0.5 45 (typ.) 0.496 0.394 0.050 0.450 0.299 0.050 0.030 0.512 0.419 0.1 mm TYP. MAX. 2.65 0.3 2.45 0.49 0.32 0.014 0.009 0.020 0.004 MIN. inch TYP. MAX. 0.104 0.012 0.096 0.019 0.013
10/12
TDA7309
DIP20 PACKAGE MECHANICAL DATA
DIM. MIN. a1 B b b1 D E e e3 F I L Z 3.3 1.34 8.5 2.54 22.86 7.1 3.93 0.130 0.053 0.254 1.39 0.45 0.25 25.4 0.335 0.100 0.900 0.280 0.155 1.65 mm TYP. MAX. MIN. 0.010 0.055 0.018 0.010 1.000 0.065 inch TYP. MAX.
11/12
TDA7309
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGSTHOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. (c) 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
12/12

▲Up To Search▲

Price & Availability of TDA7309

	To Download TDA7309 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .