 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| E2C0040-19-65 Semiconductor Semiconductor ML9205-XX GENERAL DESCRIPTION This version: ML9205-XX Jun. 1999 5 7 Dot Character 16-Digit Display Controller/Driver with Character RAM The ML9205-XX is a dot matrix vacuum fluorescent display tube controller driver IC which displays characters, numerics and symbols. Dot matrix vacuum fluorescent display tube drive signals are generated by serial data sent from a micro-controller. A display system is easily realized by internal ROM and RAM for character display. The ML9205-XX has low power consumption since it is made by CMOS process technology. -01 is available as a general-purpose code. Custom codes are provided on customer's request. FEATURES * Logic power supply (VDD) : 3.3 V10% or 5.0 V10% * Fluorescent display tube drive power supply (VDISP) : 3.3 V10% or 5.0 V10% : -20 to -60 V * Fluorescent display tube drive power supply (VFL) * VFD driver output current (VFD driver output can be connected directly to the fluorescent display tube. No pull-down resistor is required.) * Segment driver (SEG1 to SEG35) : -5.0 mA (VFL= -60 V) * Segment driver (AD1 to AD4) : -10.0 mA (VFL= -60 V) * Grid driver (COM1 to COM24) : -50.0 mA (VFL= -60 V) * General output port output current * Output driver (P1 to P4) : 1.0 mA (VDD = 3.3 V10%) 2.0 mA (VDD = 5.0 V10%) * Content of display * CGROM 5 7 dots : 240 types (character data) * CGRAM 5 7 dots : 16 types (character data) * ADRAM 24 (display digit) 4 bits (symbol data) * DCRAM 24 (display digit) 8 bits (register for character data display) * General output port 4 bits (static operation) * Display control function * Display digit : 9 to 24 digits * Display duty (brightness adjustment) : 8 stages * All lights ON/OFF * 3 interfaces with microcontroller : DA, CS, CP (4 interfaces when RESET is added) * 1-byte instruction execution (excluding data write to RAM) * Built-in oscillation circuit (external R and C) * Package options: 80-pin QFP package (QFP80-P-1414-0.65-K) (Product name : ML9205-XXGP) 80-pin QFP package (QFP80-P-1420-0.80-BK)(Product name : ML9205-XXGA) xx indicates the code number. 1/33 Semiconductor ML9205-XX BLOCK DIAGRAM VDISP VDD GND VFL DCRAM 24w8b CGROM 240w35b Segment Driver RESET DA CP CS 8-bit Shift Register CGRAM 16w35b SEG35 AD1 AD Driver AD4 SEG1 ADRAM 24w4b Address Selector Command Decoder Control Circuit Write Address Counter Read Address Counter P1 Port Driver P4 Digit Control Duty Control COM1 Grid Driver COM24 Timing Generator 1 OSC0 OSC1 Oscillator Timing Generator 2 2/33 Semiconductor ML9205-XX INPUT AND OUTPUT CONFIGURATION Schematic Diagrams of Logic Portion Input and Output Circuits Input Pin VDD VDD INPUT GND GND Output Pin VDD VDD OUTPUT GND GND Schematic Diagram of Driver Output Circuit VDISP VDISP OUTPUT VFL VFL 3/33 Semiconductor ML9205-XX PIN CONFIGURATION (TOP VIEW) AD3 AD4 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 AD2 AD1 VDISP2 NC VFL2 P4 P3 P2 P1 VDD DA CP CS RESET OSC1 OSC0 GND VFL1 COM24 COM23 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 COM22 COM21 COM20 COM19 COM18 COM17 COM16 COM15 COM14 COM13 COM12 COM11 COM10 COM9 COM8 COM7 COM6 COM5 COM4 COM3 SEG19 SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35 VDISP1 COM1 COM2 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 NC: No connection 80-Pin Plastic QFP (QFP80-P-1414-0.65-K) 4/33 Semiconductor ML9205-XX 69 RESET 80 VDISP2 68 OSC1 67 OSC0 66 GND 78 VFL2 65 VFL1 64 COM24 63 COM23 62 COM22 61 COM21 60 COM20 59 COM19 58 COM18 57 COM17 56 COM16 55 COM15 54 COM14 53 COM13 52 COM12 51 COM11 50 COM10 49 COM9 48 COM8 47 COM7 46 COM6 45 COM5 44 COM4 43 COM3 42 COM2 41 COM1 73 VDD 72 DA 33 71 CP 34 AD1 AD2 AD3 AD4 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 SEG21 25 26 27 28 29 30 31 32 35 70 CS 79 NC 77 P4 76 P3 75 P2 74 P1 36 37 38 39 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35 VDISP1 NC: No connection 80-Pin Plastic QFP (QFP80-P-1420-0.80-BK) 40 5/33 Semiconductor ML9205-XX PIN DESCRIPTION Pin QFP-1* QFP-2* Symbol Type Connects to Fluorescent tube anode electrode Fluorescent tube grid electrode Fluorescent tube anode electrode LED anode electrode Description Fluorescent display tube anode electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. IOH > -5.0 mA Fluorescent display tube grid electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. IOH > -50.0 mA Fluorescent display tube anode electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. IOH > -10.0 mA General port output. Output of these pins in static operation, so these pins can drive the LED. IOH > -2.0 mA VDD-GND are power supplies for internal logic. VDISP-VFL are power supplies for driving fluorescent tubes. Use the same power supply for VDD and VDISP. 3 to 37 5 to 39 SEG1 to 35 O 39 to 62 41 to 64 COM1 to 24 1, 2, 79, 80 1 to 4 AD1 to AD4 O O 72 to 75 74 to 77 P1 to P4 71 64 73 66 VDD GND VFL1 to 2 DA CP CS O 38, 78 40, 80 VDISP1 to 2 63, 76 65, 78 70 69 68 72 71 70 -- Power supply I I I Microcontroller Microcontroller Microcontroller Serial data input (positive logic). Input from LSB. Shift clock input. Serial data is shifted on the rising edge of CP. Chip select input. Serial data transfer is disabled when CS pin is "H" level. Reset input. "Low" initializes all the functions. Initial status is as follows. address "00"H * Address of each RAM Content is undefined * Data of each RAM 24 digits * Display digit 8/16 * Brightness adjusment OFF mode * All lights ON or OFF "Low" level * All outputs RESET C2 R2 (Circuit when R and C are connected externally) See Application Circuit. 67 69 RESET I Microcontroller or C2, R2 65 67 OSC0 I C1, R1 External RC pin for RC oscillation. Connect R and C externally. The RC time constant depends on the VDD voltage used. Set the target oscillation frequency to 2 MHz. OSC0 R1 OSC1 C1 (RC oscillation circuit) See Application Circuit. 66 68 OSC1 O * QFP-1: QFP80-P-1414-0.65-K * QFP-2: QFP80-P-1420-0.80-BK 6/33 Semiconductor ML9205-XX ABSOLUTE MAXIMUM RATINGS Parameter Supply Voltage (1) Supply Voltage (2) Input Voltage Power Dissipation Storage Temperature Symbol VDD VDISP VFL VIN PD TSTG IO1 Output Current IO2 IO3 IO4 Ta25C Condition *1 *1 -- -- QFP80-P-1414-0.65-K QFP80-P-1420-0.80-BK Rating -0.3 to +6.5 -0.3 to +6.5 -80 to VDISP+0.3 -0.3 to VDD+0.3 637 764 -55 to +150 -60 to 0.0 -20 to 0.0 -10 to 0.0 -4.0 to +4.0 Unit V V V V mW C -- COM1 to COM24 AD1 to AD4 SEG1 to SEG35 P1 to P4 mA *1: Use the same power supply for VDD and VDISP. RECOMMENDED OPERATING CONDITIONS When the power supply voltage is 5V (typ.) Parameter Supply Voltage (1) Supply Voltage (2) High Level Input Voltage Low Level Input Voltage CP Frequency Oscillation Frequency Frame Frequency Operating Temperature Symbol VDD, VDISP VFL VIH VIL fC fOSC fFR Top Condition -- -- All input pins excluding OSC0 pin -- R1=3.3kW, C1=47pF DIGIT=1 to 24, R1=3.3kW, C1=47pF Min. 4.5 -60 -- -- 1.5 122 -40 Typ. 5.0 -- -- -- -- 2.0 163 -- Max. 5.5 -20 -- 0.3VDD 2.0 2.5 204 +85 Unit V V V V MHz MHz Hz C All input pins excluding OSC0 pin 0.7VDD -- When the power supply voltage is 3.3V (typ.) Parameter Supply Voltage (1) Supply Voltage (2) High Level Input Voltage Low Level Input Voltage CP Frequency Oscillation Frequency Frame Frequency Operating Temperature Symbol VDD, VDISP VFL VIH VIL fC fOSC fFR Top Condition -- -- All input pins excluding OSC0 pin -- R1=3.3kW, C1=39pF DIGIT=1 to 24, R1=3.3kW, C1=39pF Min. 3.0 -60 -- -- 1.5 122 -40 Typ. 3.3 -- -- -- -- 2.0 163 -- Max. 3.6 -20 -- 0.2VDD 2.0 2.5 204 +85 Unit V V V V MHz MHz Hz C All input pins excluding OSC0 pin 0.8VDD -- 7/33 Semiconductor ML9205-XX ELECTRICAL CHARACTERISTICS DC Characteristics-1 (VDD, VDISP=5.0 V10%, VFL=-60 V, Ta=-40 to +85C, unless otherwise specified) Parameter High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current Symbol VIH VIL IIH IIL VOH1 High Level Output Voltage VOH2 VOH3 VOH4 Low Level Output Voltage VOL2 IDD1 Supply Current IDD2 VDD, VDISP VOL1 Applied pin CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET COM1 to 24 AD1 to AD4 SEG1 to 35 P1 to P4 COM1 to 24 AD1 to AD4 SEG1 to 35 P1 to P4 IOL1=2 mA Duty=15/16 fOSC= 2 MHz, no load Digit=1 to 24 All output lights ON Duty=8/16 Digit=1 to 9 All output lights OFF -- 3 mA -- 4 mA -- 1.0 V -- -- VFL+1.0 V Condition -- -- VIH=VDD VIL=0.0V IOH1=-50.0 mA IOH2=-10.0 mA IOH3=-5.0 mA IOH4=-2.0 mA Min. 0.7VDD -- -1.0 -1.0 VDISP-2.0 VDISP-1.5 VDISP-1.5 VDISP-1.0 Max. -- 0.3VDD +1.0 +1.0 -- -- -- -- Unit V V A A V V V V 8/33 Semiconductor DC Characteristics-2 Parameter High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current ML9205-XX (VDD, VDISP=3.3 V10%, VFL=-60 V, Ta=-40 to +85C, unless otherwise specified) Symbol VIH VIL IIH IIL VOH1 Applied pin CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET COM1 to 24 AD1 to AD4 SEG1 to 35 P1 to P4 COM1 to 24 AD1 to AD4 SEG1 to 35 VOL2 IDD1 P1 to P4 IOL1=1mA Duty=15/16 fOSC= VDD, VDISP IDD2 2 MHz, no load Digit=1 to 24 All output lights ON Duty=8/16 Digit=1 to 9 All output lights OFF -- 2 mA -- 3 mA -- 1.0 V Condition -- -- VIH=VDD VIL=0.0V IOH1=-50.0 mA IOH2=-10.0 mA IOH3=-5.0 mA IOH4=-1.0 mA -- Min. 0.8VDD -- -1.0 -1.0 VDISP-2.0 VDISP-1.5 VDISP-1.5 VDD-1.0 -- Max. -- 0.2VDD +1.0 +1.0 -- -- -- -- VFL+1.0 Unit V V A A V V V V V High Level Output Voltage VOH2 VOH3 VOH4 Low Level Output Voltage VOL1 Supply Current 9/33 Semiconductor AC Characteristics-1 ML9205-XX (VDD, VDISP=5.0V10%, VFL=-60 V, Ta=-40 to +85C, unless otherwise specified) Parameter CP Frequency CP Pulse Width DA Setup Time DA Hold Time CS Setup Time CS Hold Time CS Wait Time Data Processing Time RESET Pulse Width RESET Time DA Wait Time All Output Slew Rate VDD Rise Time VDD Off Time Symbol fC tCW tDS tDH tCSS tCSH tCSW tDOFF tWRES Condition -- -- -- -- -- R1=3.3 kW, C1=47 pF -- R1=3.3 kW, C1=47 pF When RESET signal is input from microcontroller, etc. externally When RESET signal is input from microcontroller, etc. externally R2=1.0 kW, C2=0.1 mF tRSOFF tR tF tPRZ tPOF Cl=100pF -- tR=20% to 80% tF=80% to 20% Min. -- 250 250 250 250 16 250 8 250 250 -- 250 -- -- -- 5.0 Max. 2.0 -- -- -- -- -- -- -- -- -- 200 -- 2.0 2.0 100 -- Unit MHz ns ns ns ns ms ns ms ns ns ms ns ms ms ms ms tRSON When mounted in the unit When mounted in the unit, VDD=0.0 V AC Characteristics-2 (VDD, VDISP=3.3V10%, VFL=-60V, Ta=-40 to +85C, unless otherwise specified) Parameter CP Frequency CP Pulse Width DA Setup Time DA Hold Time CS Setup Time CS Hold Time CS Wait Time Data Processing Time RESET Pulse Width RESET Time DA Wait Time All Output Slew Rate VDD Rise Time VDD Off Time Symbol fC tCW tDS tDH tCSS tCSH tCSW tDOFF tWRES tRSON tRSOFF tR tF tPRZ tPOF Cl=100pF Condition -- -- -- -- -- R1=3.3 kW, C1=39 pF -- R1=3.3 kW, C1=39 pF When RESET signal is input from microcontroller etc. externally When RESET signal is input from microcontroller etc. externally R2=1.0 kW, C2=0.1 mF -- tR=20% to 80% tF=80% to 20% Min. -- 250 250 250 250 16 250 8 250 250 -- 250 -- -- -- 5.0 Max. 2.0 -- -- -- -- -- -- -- -- -- 200 -- 2.0 2.0 100 -- Unit MHz ns ns ns ns ms ns ms ns ns ms ns ms ms ms ms When mounted in the unit When mounted in the unit, VDD=0.0 V 10/33 Semiconductor ML9205-XX TIMING DIAGRAM Symbol VIH VIL VDD=3.3V10% 0.8 VDD 0.2 VDD VDD=5.0V10% 0.7 VDD 0.3 VDD * Data Timing tCSS CS 1/fC CP tDS DA VALID VALID tDOFF tDH VALID VALID VIH VIL tCW tCW tCSH VIH VIL tCSW VIH VIL * Reset Timing 0.8 VDD 0.0 V VIH 0.5 VDD VIL VIH VIL VDD RESET tPRZ tRSON tRSOFF tPOF When input externally tWRES When external R and C are connected tRSOFF DA * Output Timing = All outputs tR tF 0.8 VDISP 0.2 VFL 11/33 Semiconductor ML9205-XX * Digit Output Timing (for 16-digit display, at a duty of 15/16) T=8/ fOSC Frame cycle t1=1536T Display timing t2=60T Blank timing t3=4T COM1 COM2 COM3 COM4 COM5 COM6 (t1=6.144 ms when fosc=2.0 MHz) (t2=240 ms when fosc=2.0 MHz) (t3=16 ms when fosc=2.0 MHz) VDISP VFL COM19 COM20 COM21 COM22 COM23 COM24 AD1-4 SEG1-35 VDISP VFL 12/33 Semiconductor ML9205-XX FUNCTIONAL DESCRIPTION Commands List LSB Command 1 DCRAM data write 1st byte B1 X1 B2 X2 B3 X3 B4 X4 B5 1 B6 0 MSB LSB 2nd byte B1 C1 B2 C2 B3 C3 B4 C4 B5 C5 B6 C6 MSB B0 X0 B7 0 B0 C0 C0 C1 B7 C7 C5 C10 C15 C20 C25 C30 C6 C11 C16 C21 C26 C31 C7 C12 C17 C22 C27 C32 C8 C13 C18 C23 C28 C33 C9 C14 C19 C24 C29 C34 C1 : : : : : : : : C2 C3 2 CGRAM data write X0 X1 X2 X3 * 0 1 0 C2 C3 C4 3 ADRAM data write 5 Display duty set 6 Number of digits set 7 All lights ON/OFF Test mode X0 D0 K0 L X1 P2 D1 K1 H X2 P3 D2 K2 X3 P4 X4 1 0 1 0 1 1 0 0 1 1 0 1 1 1 1 C0 * * * * * * * * * 2nd byte 3rd byte 4th byte 5th byte 6th byte 4 General output port set P1 * K3 * * * * * * * Xn Cn Pn Dn Kn H L When data is written to RAM (DCRAM, CGRAM, ADRAM) continuously, addresses are internally incremented automatically. Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and later bytes. Note: The test mode is used for inspection before shipment. It is not a user function. Don't care Address specification for each RAM Character code specification for each RAM General output port status specification Display duty specification Number of digits specification All lights ON instruction All lights OFF instruction 13/33 Semiconductor Positional Relationship Between SEGn and ADn (one digit) ML9205-XX C0 AD1 C1 AD2 C2 AD3 C3 AD4 C0 SEG1 ADRAM written data. Corresponds to 2nd byte C1 SEG2 C2 SEG3 C3 SEG4 C4 SEG5 C5 SEG6 C6 SEG7 C7 SEG8 C8 SEG9 C9 SEG10 C10 SEG11 C11 SEG12 C12 SEG13 C13 SEG14 C14 SEG15 C15 SEG16 C16 SEG17 C17 SEG18 C18 SEG19 C19 SEG20 C20 SEG21 C21 SEG22 C22 SEG23 C23 SEG24 C24 SEG25 C25 SEG26 C26 SEG27 C27 SEG28 C28 SEG29 C29 SEG30 C30 SEG31 C31 SEG32 C32 SEG33 C33 SEG34 C34 SEG35 CGRAM written data. Corresponds to 2nd byte CGRAM written data. Corresponds to 3rd byte CGRAM written data. Corresponds to 4th byte CGRAM written data. Corresponds to 6th byte CGRAM written data. Corresponds to 5th byte 14/33 Semiconductor Data Transfer Method and Command Write Method Display control command and data are written by an 8-bit serial transfer. Write timing is shown in the figure below. ML9205-XX Setting the CS pin to "Low" level enables a data transfer. Data is 8 bits and is sequentially input into the DA pin from LSB (LSB first). As shown in the figure below, data is read by the shift register at the rising edge of the shift clock, which is input into the CP pin. If 8-bit data is input, internal load signals are automatically generated and data is written to each register and RAM. Therefore it is not necessary to input load signals from the outside. Setting the CS pin to "High" disables data transfer. Data input from the point when the CS pin changes from "High" to "Low" is recognized in 8-bit units. CS CP tDOFF tCSH DA B0 B1 B2 B3 B4 B5 B6 B7 LSB 1st byte MSB B0 B1 B2 B3 B4 B5 B6 B7 LSB 2nd byte MSB B0 B1 B2 B3 B4 B5 B6 B7 LSB 2nd byte MSB When data is written to DCRAM* Command and address data Character code data Character code data of the next address * When data is written to RAM (DCRAM, ADRAM, CGRAM) continuously, addresses are internally incremented automatically. Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and later bytes. Reset Function Reset is executed when the RESET pin is set to "L", (when turning power on, for example) and initializes all functions. Initial status is as follows: * Address of each RAM .................. address "00"H * Data of each RAM ........................ All contents are undefined * General output port ..................... All general output ports go "Low" * Display digit .................................. 24 digits * Brightness adjustment ................. 8/16 * All display lights ON or OFF ..... OFF mode * Segment output ............................ All segment outputs go "Low" * AD output ..................................... All AD outputs go "Low" Please set the functions again according to "Setting Flowchart" after reset. 15/33 Semiconductor Description of Commands and Functions ML9205-XX 1. DCRAM data write (Specifies the addresses 00H to 1FH of DCRAM and writes the character codes of CGROM and CGRAM.) DCRAM (Data Control RAM) has a 5-bit address to store the character codes of CGROM and CGRAM. The character code specified by DCRAM is converted to a 5 7 dot matrix character pattern via CGROM or CGRAM. (The DCRAM can store 24 characters.) [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte (1st) X0 X1 X2 X3 X4 LSB 1 0 0 MSB : selects DCRAM data write mode and specifies DCRAM address (Ex: Specifies DCRAM address 00H.) : specifies the character codes of CGROM and CGRAM (written into DCRAM address 00H) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (2nd) C0 C1 C2 C3 C4 C5 C6 C7 To specify the character code of CGROM and CGRAM continuously to the next address, specify only character codes as follows. The addresses of DCRAM are automatically incremented. Specification of an address is unnecessary. LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (3rd) C0 C1 C2 C3 C4 C5 C6 C7 LSB MSB : specifies the character codes of CGROM and CGRAM (written into DCRAM address 01H) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (4th) C0 C1 C2 C3 C4 C5 C6 C7 : specifies the character codes of CGROM and CGRAM (written into DCRAM address 02H) LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (25th) C0 C1 C2 C3 C4 C5 C6 C7 : specifies the character codes of CGROM and CGRAM (written into DCRAM address 17H) 16/33 Semiconductor The character code setting of CGROM and CGRAM up to 24 digits is completed. To set a character code from DCRAM address 00H continuously. Specify a dummy charactor code between DCRAM addresses 18H and 1FH. (To increament the DCRAM address automatically and set it to 00H) LSB MSB ML9205-XX B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (26th) C0 C1 C2 C3 C4 C5 C6 C7 : specifies the character codes of dummy CGROM (Operated 8 times) and CGRAM (Not written into DCRAM address) MSB LSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (33th) C0 C1 C2 C3 C4 C5 C6 C7 LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (34th) C0 C1 C2 C3 C4 C5 C6 C7 : specifies the character codes of dummy CGROM and CGRAM (Not written into DCRAM address) : specifies the character codes of CGROM and CGRAM (DCRAM address 00H is rewritten) X0 (LSB) to X4 (MSB): DCRAM addresses (5 bits: 24 characters) C0 (LSB) to C7 (MSB): Character codes of CGROM and CGRAM (8 bits: 256 characters) [COM positions and set DCRAM addresses] HEX X0 X1 X2 X3 X4 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 COM position COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 HEX X0 X1 X2 X3 X4 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 COM position COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24 Not fixed Not fixed Not fixed Not fixed Not fixed Not fixed Not fixed Not fixed 17/33 Semiconductor 2. CGRAM data write (Specifies the addresses of CGRAM and writes character pattern data.) ML9205-XX CGRAM (Character Generator RAM) has a 4-bit address to store 5 7 dot matrix character patterns. A character pattern stored in CGRAM can be displayed by specifying the character code (address) by DCRAM. The address of CGRAM is assigned to 00H to 0FH. (All the other addresses are the CGROM addresses.) (The CGRAM can store 16 types of character patterns.) [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte (1st) X0 X1 X2 X3 LSB * 0 1 0 MSB : selects CGRAM data write mode and specifies CGRAM address. (Ex: Specifies CGRAM address 00H.) : specifies 1st column data (written into CGRAM address 00H) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (2nd) C0 C5 C10 C15 C20 C25 C30 LSB * MSB B0 B1 B2 B3 B4 B5 B6 B7 3rd byte (3rd) C1 C6 C11 C16 C21 C26 C31 LSB * MSB : specifies 2nd column data (written into CGRAM address 00H) B0 B1 B2 B3 B4 B5 B6 B7 4th byte (4th) C2 C7 C12 C17 C22 C27 C32 LSB * MSB : specifies 3rd column data (written into CGRAM address 00H) B0 B1 B2 B3 B4 B5 B6 B7 5th byte (5th) C3 C8 C13 C18 C23 C28 C33 LSB * MSB : specifies 4th column data (written into CGRAM address 00H) B0 B1 B2 B3 B4 B5 B6 B7 6th byte (6th) C4 C9 C14 C19 C24 C29 C34 * : specifies 5th column data (written into CGRAM address 00H) To specify character pattern data continuously to the next address, specify only character pattern data as follows. The addresses of CGRAM are automatically incremented. Specification of an address is therefore unnecessary. The 2nd to 6th byte (character pattern data) are regarded as one data item, so 300 ns is sufficient for tDOFF time between bytes. 18/33 Semiconductor LSB MSB ML9205-XX B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (7th) C0 C5 C10 C15 C20 C25 C30 LSB * MSB : specifies 1st column data (written into CGRAM address 01H) B0 B1 B2 B3 B4 B5 B6 B7 6th byte (11th) C4 C9 C14 C19 C24 C29 C34 LSB * MSB : specifies 5th column data (written into CGRAM address 01H) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (12th) C0 C5 C10 C15 C20 C25 C30 LSB * MSB : specifies 1st column data (written into CGRAM address 02H) B0 B1 B2 B3 B4 B5 B6 B7 6th byte (16th) C4 C9 C14 C19 C24 C29 C34 LSB * MSB : specifies 5th column data (written into CGRAM address 02H) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (77th) C0 C5 C10 C15 C20 C25 C30 LSB * MSB : specifies 1st column data (written into CGRAM address 0FH) B0 B1 B2 B3 B4 B5 B6 B7 6th byte (81th) C4 C9 C14 C19 C24 C29 C34 LSB * MSB : specifies 5th column data (written into CGRAM address 0FH) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (82th) C0 C5 C10 C15 C20 C25 C30 LSB * MSB : specifies 1st column data (CGRAM address 00H is written) B0 B1 B2 B3 B4 B5 B6 B7 6th byte (86th) C4 C9 C14 C19 C24 C29 C34 * : specifies 5th column data (CGRAM address 00H is written) X0 (LSB) to X3 (MSB): CGRAM addresses (4 bits: 16 characters) C0 (LSB) to C34 (MSB) : Character pattern data (35 bits: 35 outputs per digit) * : Don't care 19/33 Semiconductor [CGROM addresses and set CGRAM addresses] Refer to ROMCODE table HEX X0 X1 X2 X3 00 01 02 03 04 05 06 07 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 CGROM address RAM00(00000000B) RAM01(00000001B) RAM02(00000010B) RAM03(00000011B) RAM04(00000100B) RAM05(00000101B) RAM06(00000110B) RAM07(00000111B) HEX X0 X1 X2 X3 08 09 0A 0B 0C 0D 0E 0F 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 ML9205-XX CGROM address RAM08(00001000B) RAM09(00001001B) RAM0A(00001010B) RAM0B(00001011B) RAM0C(00001100B) RAM0D(00001101B) RAM0E(00001110B) RAM0F(00001111B) Positional relationship between the output area of CGROM and that of CGRAM C0 C5 C10 C15 C20 C25 C30 area that corresponds to 2nd byte (1st column) area that corresponds to 3rd byte (2nd column) C1 C6 C11 C16 C21 C26 C31 C2 C7 C12 C17 C22 C27 C32 C3 C8 C13 C18 C23 C28 C33 C4 C9 C14 C19 C24 C29 C34 area that corresponds to 6th byte (5th column) area that corresponds to 5th byte (4th column) area that corresponds to 4th byte (3rd column) Note: CGROM (Character Generator ROM) has an 8-bit address to generate 5 7 dot matrix character patterns. CGRAM can store 240 types of character patterns. General-purpose code -01 is available and custom codes are provided on customer's request. 20/33 Semiconductor 3. ADRAM data write (Specifies the addresses 00H to 1FH of ADRAM and writes symbol data.) ML9205-XX ADRAM (Additional Data RAM) has a 5-bit address to store symbol data. Symbol data specified by ADRAM is directly output without CGROM and CGRAM. (The ADRAM can store 4 types of symbol patterns for each digit.) The terminal to which the contents of ADRAM are output can be used as a cursor. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte (1st) X0 X1 X2 X3 X4 LSB 1 1 0 MSB : selects ADRAM data write mode and specifies ADRAM address (Ex: Specifies ADRAM address 00H.) : sets symbol data (written into ADRAM address 00H.) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (2nd) C0 C1 C2 C3 * * * * To specify symbol data continuously to the next address, specify only symbol data as follows. The address of ADRAM is automatically incremented. Specification of addresses is therefore unnecessary. LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (3rd) 2nd byte (4th) C0 C1 C2 C3 LSB * * * * MSB : sets symbol data (written into ADRAM address 01H) : sets symbol data (written into ADRAM address 02H) B0 B1 B2 B3 B4 B5 B6 B7 C0 C1 C2 C3 LSB * * * * MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (25th) C0 C1 C2 C3 * * * * : sets symbol data (written into ADRAM address 17H) 21/33 Semiconductor The symbol data setting up to 24 digits is completed. To set symbol data from ADRAM address 00H continuously. Specify a dummy symbol data between ADRAM addresses 18H and 1FH. (To increment the ADRAM address automatically and set it to 00H) LSB MSB ML9205-XX B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (26th) C0 C1 C2 C3 LSB * * * * MSB : sets dummy symbol data (Not written into ADRAM address) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte (33th) 2nd byte (34th) C0 C1 C2 C3 LSB * * * * MSB : sets dummy symbol data (Not written into ADRAM address) : sets dummy symbol data (ADRAM address 00H is rewritten.) B0 B1 B2 B3 B4 B5 B6 B7 C0 C1 C2 C3 * * * * X0 (LSB) to X4 (MSB) : ADRAM addresses (5 bits: 24 characters) C0 (LSB) to C3 (MSB): Symbol data (4 bits: 4-symbol data per digit) * : Don't care [COM positions and ADRAM addresses] HEX X0 X1 X2 X3 X4 COM position HEX X0 X1 X2 X3 X4 COM position 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24 Not fixed Not fixed Not fixed Not fixed Not fixed Not fixed Not fixed Not fixed 22/33 Semiconductor 4. General output port set (Specifies the general output port status.) ML9205-XX The general output port is an output for 4-bit static operation. It is used to control other I/O devices and turn on LED. (static operation) When at the "High" level, this output becomes the VDD voltage, and when at the "Low" level, it becomes the ground potential. Therefore, the fluorescent display tube cannot be driven. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte P1 P2 P3 P4 * 0 0 1 : selects a general output port and specifies the output status P1 to P4 : general output ports * : Don't care [Set data and set state of general output port] Pn 0 1 Display state of general output port Sets the output to Low Sets the output to High (The state when power is applied or when RESET is input.) 23/33 Semiconductor 5. Display duty set (Writes a display duty value to the duty cycle register.) ML9205-XX Display duty adjusts brightness in 8 stages using 3-bit data. When power is turned on or when the RESET signal is input, the duty cycle register value is "0". Always execute this instruction before turning the display on, then set a desired duty value. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte D0 D1 D2 * * 1 0 1 : selects display duty set mode and sets duty value D0 (LSB) to D2 (MSB) : display duty data (3 bits: 8 stages) * : Don't care [Relation between setup data and controlled COM duty] HEX 0 1 2 3 4 5 6 7 D0 0 1 0 1 0 1 0 1 D1 0 0 1 1 0 0 1 1 D2 0 0 0 0 1 1 1 1 COM duty 8/16 9/16 10/16 11/16 12/16 13/16 14/16 15/16 (The state when power is turned on or when RESET signal is input.) 24/33 Semiconductor 6. Number of digits set (Writes the number of display digits to the display digit register.) ML9205-XX The number of digits set can display 9 to 24 digits using 4-bit data. When power is turned on or when a RESET signal is input, the number of digit register value is "0". Always execute this instruction to change the number of digits before turning the dispaly on. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte K0 K1 K2 K3 * 0 1 1 : selects the number of digit set mode and specifies the number of digit value K0 (LSB) to K3 (MSB) : number of digit data (4 bits: 16 digits) * : Don't care [Relation between setup data and controlled COM] HEX 0 1 2 3 4 5 6 7 K0 0 1 0 1 0 1 0 1 K1 0 0 1 1 0 0 1 1 K2 0 0 0 0 1 1 1 1 K3 0 0 0 0 0 0 0 0 Number of digits of COM COM1 to 24 COM1 to 9 COM1 to 10 COM1 to 11 COM1 to 12 COM1 to 13 COM1 to 14 COM1 to 15 8 9 A B C D E F 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 HEX K0 K1 K2 K3 Number of digits of COM COM1 to 16 COM1 to 17 COM1 to 18 COM1 to 19 COM1 to 20 COM1 to 21 COM1 to 22 COM1 to 23 * The state when power is turned on or when RESET signal is input. 25/33 Semiconductor 7. All display lights ON/OFF set (Turns all dispaly lights ON or OFF.) ML9205-XX All display lights ON is used primarily for display testing. All display lights OFF is primarily used for display blink and to prevent malfunction when power is turned on. This command cannot control the general output port. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte L H * * * 1 1 1 : selects all display lights ON or OFF mode and specifies display operation L and H: display operation data *: Don't care [Set data and display state of SEG and AD] L 0 1 0 1 H 0 0 1 1 Display state of SEG and AD Normal display Sets all outputs to Low Sets all outputs to High Sets all outputs to High (The state when power is applied or when RESET is input.) 26/33 Semiconductor Setting Flowchart (Power applying included) Apply VDD and VDISP ML9205-XX Apply VFL All display lights OFF Status of all outputs by RESET signal input General output port setting Number of digits setting Display duty setting Select a RAM to be used DCRAM Data write mode (with address setting) Address is automatically incremented CGRAM Data write mode (with address setting) Address is automatically incremented ADRAM Data write mode (with address setting) Address is automatically incremented DCRAM Character code DCRAM Is character code write ended? YES CGRAM Character code CGRAM Is character code write ended? YES ADRAM Character code ADRAM Is character code write ended? YES NO NO NO YES Another RAM to be set? NO Releases all display lights OFF mode Display operation mode End 27/33 Semiconductor Power-off Flowchart Display operation mode ML9205-XX Turn off VFL Turn off VDD and VDISP 28/33 Semiconductor ML9205-XX APPLICATION CIRCUIT Heater Transformer 57-dot matrix fluorescent display tube ANODE (SEGMENT) VDD R2 VDD Microcontroller Output Port GND C2 4 RESET VDD, AD1-4 VDISP1-2 CS CP DA ANODE GRID (SEGMENT) (DIGIT) 35 SEG1-35 24 COM1-24 R4 LED P1-4 4 NPN Tr GND VDD VDD C3 ML9205 -xx GND VFL1-2 OSC0 OSC1 R1 C1 GND VFL C4 GND ZD R3 Notes: 1. The VDD value depends on the power supply voltage of the microcontroller used. Adjust the values of the constants R1, R2, R4, C1, and C2 to the power supply voltage used. 2. The VFL value depends on the fluorescent display tube used. Adjust the values of the constants R3 and ZD to the power supply voltage used. 29/33 Semiconductor ML9205-XX REFERENCE DATA Graphs illustrating the VFL versus driver output current capability relationship are shown below. Care must be taken not to use the total power in excess of allowable power dissipation. 0 [VDISP-n(V)] -0.5 -1.0 -1.5 -2.0 (V) [Driver output current versus output drop voltage] VFL=-60V,COMn [Output current (mA)] 0 -15 -30 -45 -60 -75 (mA) 0 [VDISP-n(V)] -0.5 [Driver output current versus output drop voltage] VFL=-20V,COMn [Output current (mA)] 0 -15 -30 -45 -60 -75 (mA) Ta=-40C Ta=25C Ta=85C -1.0 -1.5 -2.0 (V) Ta=-40C Ta=85C Ta=25C 0 [VDISP-n(V)] -0.5 -1.0 -1.5 -2.0 (V) [Driver output current versus output drop voltage] VFL=-60V,ADn [Output current (mA)] 0 -4 -8 -12 -16 -20 (mA) 0 [VDISP-n(V)] -0.5 [Driver output current versus output drop voltage] VFL=-20V,ADn [Output current (mA)] 0 -4 -8 -12 -16 -20 (mA) Ta=-40C Ta=25C Ta=85C -1.0 -1.5 -2.0 (V) Ta=-40C Ta=85C Ta=25C 0 [VDISP-n(V)] -0.5 -1.0 -1.5 -2.0 (V) [Driver output current versus output drop voltage] VFL=-60V,SEGn [Output current (mA)] 0 -2 -4 -6 -8 -10 (mA) 0 [VDISP-n(V)] -0.5 [Driver output current versus output drop voltage] VFL=-20V,SEGn [Output current (mA)] 0 -2 -4 -6 -8 -10 (mA) Ta=-40C Ta=25C Ta=85C -1.0 -1.5 -2.0 (V) Ta=-40C Ta=85C Ta=25C 30/33 Semiconductor ML9205-XX ML9205-01 ROM Code 00000000B (00H) to 00000111B (0FH) are the CGRAM addresses. MSB 0000 LSB 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 0000 RAM0 0001 RAM1 0010 RAM2 0011 RAM3 0100 RAM4 0101 RAM5 0110 RAM6 0111 RAM7 1000 RAM8 1001 RAM9 1010 RAMA 1011 RAMB 1100 RAMC 1101 RAMD 1110 RAME 1111 RAMF 31/33 Semiconductor ML9205-XX PACKAGE DIMENSIONS (Unit : mm) QFP80-P-1414-0.65-K Mirror finish Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin 42 alloy Solder plating 5 mm or more 0.85 TYP. Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 32/33 Semiconductor ML9205-XX (Unit : mm) QFP80-P-1420-0.80-BK Mirror finish Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin 42 alloy Solder plating 5 mm or more 1.27 TYP. Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 33/33 E2Y0002-29-11 NOTICE 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these. No part of the contents cotained herein may be reprinted or reproduced without our prior permission. MS-DOS is a registered trademark of Microsoft Corporation. 2. 3. 4. 5. 6. 7. 8. 9. Copyright 1999 Oki Electric Industry Co., Ltd. Printed in Japan |
Price & Availability of ML9205-XX
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |