View IDT74FCT163244C_283332.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IDT74FCT163244A/C 3.3V CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
3.3V CMOS 16-BIT BUFFER/LINE DRIVER
IDT74FCT163244A/C
* 0.5 MICRON CMOS Technology * Typical tSK(o) (Output Skew) < 250ps * ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) * VCC = 3.3V 0.3V, Normal Range, or VCC = 2.7V to 3.6V, Extended Range * CMOS power levels (0.4 W typ. static) * Rail-to-rail output swing for increased noise margin * Low Ground Bounce (0.3V typ.) * Inputs (except I/O) can be driven by 3.3V or 5V components * Available in SSOP, TSSOP, and TVSOP packages
FEATURES:
DESCRIPTION:
The FCT163244 16-bit buffer/line drivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices offer bus/ backplane interface capability with improved packing density. These devices have a flow-through organization for simplifying board layout. The three-state controls operate these devices in a Quad-Nibble, Dual-Byte or single 16-bit word mode. All inputs are designed with hysteresis for improved noise margin. The inputs of the FCT163244 can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V supply system. Thus, the FCT163244 can be used as buffers to connect 5V components to a 3.3V bus.
FUNCTIONAL BLOCK DIAGRAM
1 1OE 1A1 1A2 1A3 1A4 47 46 44 43 2 3 1Y2 5 1Y3 6 1Y4 3A4 1Y1 3OE
25 13 3Y1 14 3Y2 16 3Y3 17 3Y4
36 3A1 3A2 3A3 35 33 32
48 2OE 2A1 2A2 2A3 41 40 38 37 8 9 2Y2 11 12 2Y3 2Y4 4A2 4A3 4A4 2Y1 4OE
24 19 4Y1 20 4Y2 22 23 4Y4 4Y3
30 4A1 29 27 26
2A4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
(c) 2002 Integrated Device Technology, Inc.
APRIL 2002
DSC-2532/9
IDT74FCT163244A/C 3.3V CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM(2) Description Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current Max -0.5 to +4.6 -0.5 to 7 -0.5 to VCC+0.5 -65 to +150 -60 to +60 Unit V V V C mA VTERM(3) VTERM(4) TSTG IOUT
1OE 1Y1 1Y2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
2OE 1A1 1A2
GND
1Y3 1Y4
GND
1A3 1A4
VCC
2Y1 2Y2
VCC
2A1 2A2
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. Vcc terminals. 3. Input terminals. 4. Outputs and I/O terminals.
GND
2Y3 2Y4 3Y1 3Y2
GND
2A3 2A4 3A1 3A2
CAPACITANCE (TA = +25C, F = 1.0MHz)
Symbol CIN COUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 3.5 3.5 Max. 6 8 Unit pF pF
NOTE: 1. This parameter is measured at characterization but not tested.
GND
3Y3 3Y4
GND
3A3 3A4
PIN DESCRIPTION
Pin Names xOE xAx xYx Data Inputs 3-State Outputs Description 3-State Output Enable Inputs (Active LOW)
VCC
4Y1 4Y2
VCC
4A1 4A2
GND
4Y3 4Y4 4OE
GND
4A3 4A4 3OE
FUNCTION TABLE(1)
Inputs xOE L xAx L H X Outputs xYx L H Z
SSOP/ TSSOP/ TVSOP TOP VIEW
L H
NOTE: 1. H = HIGH Voltage Level X = Don't Care L = LOW Voltage Level Z = High-Impedance
2
IDT74FCT163244A/C 3.3V CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40C to +85C, VCC = 2.7V to 3.6V
Symbol VIH VIL IIH IIL IOZH IOZL VIK IODH IODL VOH Parameter Input HIGH Level (Input pins) Input HIGH Level (I/O pins) Input LOW Level (Input and I/O pins) Guaranteed Logic LOW Level Input HIGH Current (Input pins) Input HIGH Current (I/O pins) Input LOW Current (Input pins) Input LOW Current (I/O pins) High Impedance Output Current (3-State Output pins) Clamp Diode Voltage Output HIGH Current Output LOW Current Output HIGH Voltage VCC = Min., IIN = -18mA VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V VCC = Min. VIN = VIH or VIL VCC = 3V VIN = VIH or VIL VOL Output LOW Voltage VCC = Min. VIN = VIH or VIL VCC = 3V VIN = VIH or VIL IOS VH ICCL ICCH ICCZ Short Circuit Current Input Hysteresis Quiescent Power Supply Current VCC = Max. VIN = GND or VCC
(4) (3) (3)
Test Conditions(1) Guaranteed Logic HIGH Level
Min. 2 2 -0.5
Typ.(2) -- -- -- -- -- -- -- -- -- -0.7 -60 90 -- 3 3 -- 0.2 0.3 0.3 -135 150 0.1
Max. 5.5 VCC+0.5 0.8 1 1 1 1 1 1 -1.2 -110 200 -- -- -- 0.2 0.4 0.55 0.5 -240 -- 10
Unit V V A
VCC = Max.
VI = 5.5V VI = VCC VI = GND VI = GND
-- -- -- -- -- -- -- -36 50 VCC-0.2 2.4 2.4
(5)
VCC = Max.
VO = VCC VO = GND
A
V mA mA V
IOH = -0.1mA IOH = -3mA IOH = -8mA IOL = 0.1mA IOL = 16mA IOL = 24mA IOL = 24mA
-- -- -- -- -60
V
VCC = Max., VO = GND(3) --
mA mV A
-- --
NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 3.3V, +25C ambient. 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. 4. This parameter is guaranteed but not tested. 5. VOH = VCC-0.6V at rated current.
3
IDT74FCT163244A/C 3.3V CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
POWER SUPPLY CHARACTERISTICS
Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4) VCC = Max. VIN = VCC - 0.6V(3) VCC = Max. Outputs Open xOE = GND One Input Togging 50% Duty Cycle VCC = Max. Outputs Open fi = 10MHz 50% Duty Cycle xOE = GND One Bit Toggling VCC = Max. Outputs Open fi = 2.5MHz 50% Duty Cycle xOE = GND Sixteen BitsTogging VIN = VCC VIN = GND Test Conditions(1) Min. -- -- Typ.(2) 2 50 Max. 30 75 Unit A A/ MHz
IC
Total Power Supply Current(6)
VIN = VCC VIN = GND VIN = VCC - 0.6V VIN = GND VIN = VCC VIN = GND
--
0.5
0.8
mA
--
0.5
0.8
--
2
3(5)
VIN = VCC - 0.6V VIN = GND
--
2
3.3(5)
NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 3.3V, +25C ambient. 3. Per TTL driven input. All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCPNCP/2 + fiNi) ICC = Quiescent Current (ICCL, ICCH and ICCZ) ICC = Power Supply Current for a TTL High Input DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) NCP = Number of Clock Inputs at fCP fi = Input Frequency Ni = Number of Inputs at fi
SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)
Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ tSK(o) Parameter Propagation Delay xAx to xYx Output Enable Time Output Disable Time Output Skew(4) Condition(2) CL = 50pF RL = 500 FCT163244A Min.(3) Max. 1.5 4.8 1.5 1.5 -- 6.2 5.6 0.5 FCT163224C Min.(3) Max. 1.5 4.1 1.5 1.5 -- 5.8 5.2 0.5 Unit ns ns ns ns
NOTES: 1. Propagation Delays and Enable/Disable times are with VCC = 3.3V0.3V (normal range). For VCC = 2.7 to 3.6V (extended range), all Propagation Delays and Enable/Disable times should be degraded by 20%. 2. See test circuit and waveforms. 3. Minimum limits are guaranteed but not tested on Propagation Delays. 4. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4
IDT74FCT163244A/C 3.3V CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
V CC 500 6v Open GND
SWITCH POSITION
Test Open Drain Disable Low Enable Low Disable High Enable High All Other Tests Switch 6V GND Open
VIN Pulse Generator RT D.U.T .
VOU
T
50pF CL
500
DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
Test Circuits for All Outputs
tSU TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR tSU CLOCK ENABLE ETC.
DATA INPUT
tH
tREM
3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V
LOW-HIGH-LOW PULSE tW HIGH-LOW-HIGH PULSE
1.5V
1.5V
tH
Pulse Width
Set-up, Hold, and Release Times
ENABLE SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL 3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V CONTROL INPUT tPZ OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH
L
DISABLE 3V 1.5V tPL 3V 1.5V tPHZ 0.3V 1.5V 0V 0V VOH
Z
0V 3V 0.3V VOL
SWITCH 6V tPZH SWITCH GND
Propagation Delay
Enable and Disable Times
NOTES: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns. 3. if VCC is below 3V, input voltage swings should be adjusted not to exceed VCC.
5
IDT74FCT163244A/C 3.3V CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
ORDERING INFORMATION
IDT FCT XXX XX Family Temp. Range XXXX Device Type X Package
PV PA PF 244A 244C
Shrink Small Outline Package Thin Shrink Small Outline Package Thin Very Small Outline Package Non-Inverting 16-Bit Buffer/Line Driver
163 74
Double-Density 3.3Volt - 40C to +85C
DATA SHEET DOCUMENT HISTORY
4/12/2002 Removed standard speed grade
CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054
for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com
for Tech Support: logichelp@idt.com (408) 654-6459
6

▲Up To Search▲

Price & Availability of IDT74FCT163244C

	To Download IDT74FCT163244C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .