View 74LV374_290156.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74LV374 Octal D-type flip-flop; positive edge-trigger (3-State)
Product specification Supersedes data of 1996 Feb IC24 Data Handbook 1997 Mar 20
Philips Semiconductors
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
FEATURES
* Wide operating voltage: 1.0 to 5.5V * Optimized for Low Voltage applications: 1.0 to 3.6V * Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V * Typical VOLP (output ground bounce) t 0.8V @ VCC = 3.3V, * Typical VOHV (output VOH undershoot) u 2V @ VCC = 3.3V, * Common 3-State output enable input * Output capability: bus driver * ICC category: MSI
QUICK REFERENCE DATA
GND = 0V; Tamb = 25C; tr =tf v2.5 ns SYMBOL tPHL/tPLH fmax CI CPD PARAMETER Propagation delay CP to Qn Maximum clock frequency Input capacitance Power dissipation capacitance per flip-flop Tamb = 25C Tamb = 25C
DESCRIPTION
The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT374. The 74LV374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops. The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When OE is LOW, the contents of the eight flip-flops is available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.
CONDITIONS CL = 15pF VCC = 3.3V
TYPICAL 14 77 3.5
UNIT ns MHz pF pF
Notes 1 and 2
25
NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in W) VCC2 x fi )S (CL VCC2 fo) where: PD = CPD fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; VCC2 fo) = sum of the outputs. S (CL 2. The condition is VI = GND to VCC
ORDERING INFORMATION
PACKAGES 20-Pin Plastic DIL 20-Pin Plastic SO 20-Pin Plastic SSOP Type II TEMPERATURE RANGE -40C to +125C -40C to +125C -40C to +125C OUTSIDE NORTH AMERICA 74LV374 N 74LV374 D 74LV374 DB NORTH AMERICA 74LV374 N 74LV374 D 74LV374 DB PKG. DWG. # SOT146-1 SOT163-1 SOT339-1
PIN DESCRIPTION
PIN NUMBER 1 2, 5, 6, 9, 12, 15, 16, 19 3, 4, 7, 8, 13, 14, 17, 18 10 11 20 SYMBOL OE Q0 to Q7 D0 to D7 GND CP VCC FUNCTION Output enable input (active-LOW) 3-State flip-flop outputs Data inputs Ground (0V) Clock input (LOW-to-HIGH, edgetriggered) Positive supply voltage
FUNCTION TABLE
OPERATING MODES Load and read register Load register and disable outputs H h L l Z INPUTS OE L L H H CP Dn l h l h INTERNAL FLIP-FLOPS L H L H OUTPUTS Q0 to Q7 L H Z Z
= HIGH voltage level = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition = LOW voltage level = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition = High impedance OFF-state = LOW-to-HIGH clock transition
1997 Mar 20
2
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
PIN CONFIGURATION
OE Q0 D0 D1 Q1 Q2 D2 D3 Q3 1 2 3 4 5 6 7 8 9 20 VCC 19 Q7 18 D7 17 D6 16 Q6 15 Q5 14 D5 13 D4 12 Q4 11 CP
LOGIC SYMBOL
11
3 4 7 8 13 14 17 18
CP D0 D1 D2 D3 D4 D5 D6 D7 OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 2 5 6 9 12 15 16 19
GND 10
SV00338
1
LOGIC SYMBOL (IEEE/IEC)
11 1 C1 EN1 3 3 1D 2 4 7 8 13 14 17 18 11 1 D0 D1 D2 D3 D4 D5 D6 D7 CP OE
SV00339
FUNCTIONAL DIAGRAM
Q0 Q1 Q2 Q3 3-STATE OUTPUTS Q4 Q5 Q6 Q7 2 5 6 9 12 15 16 19
4 7 8 13 14 17 18
5 6 9 12 15 16 19
FF1 to FF8
SV00340
SV00341
LOGIC DIAGRAM
D0 D1 D2 D3 D4 D5 D6 D7
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
FF1
FF2
FF3
FF4
FF5
FF6
FF7
FF8
CP OE
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
SV00342
1997 Mar 20
3
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
ABSOLUTE MAXIMUM RATINGS1, 2
In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V) SYMBOL VCC IIK IOK IO IGND, ICC Tstg PTOT PARAMETER DC supply voltage DC input diode current DC output diode current DC output source or sink current - standard outputs - bus driver outputs DC VCC or GND current for types with -standard outputs -bus driver outputs Storage temperature range Power dissipation per package -plastic DIL -plastic mini-pack (SO) -plastic shrink mini-pack (SSOP and TSSOP) for temperature range: -40 to +125C above +70C derate linearly with 12mW/K above +70C derate linearly with 8 mW/K above +60C derate linearly with 5.5 mW/K VI < -0.5 or VI > VCC + 0.5V VO < -0.5 or VO > VCC + 0.5V -0.5V < VO < VCC + 0.5V CONDITIONS RATING -0.5 to +7.0 20 50 25 35 50 70 -65 to +150 750 500 400 UNIT V mA mA mA
mA C mW
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
SYMBOL VCC VI VO Tamb Input voltage Output voltage Operating ambient temperature range in free air Input rise and fall times except for Schmitt-trigger inputs See DC and AC characteristics per device VCC = 1.0V to 2.0V VCC = 2.0V to 2.7V VCC = 2.7V to 3.6V VCC = 3.6V to 5.5V PARAMETER DC supply voltage CONDITIONS See Note1 MIN 1.0 0 0 -40 -40 - - - - - - - TYP. 3.3 - - MAX 5.5 VCC VCC +85 +125 500 200 100 50 UNIT V V V C
tr, tf
ns/V
NOTES: 1. The LV is guaranteed to function down to VCC = 1.0V (input levels GND or VCC); DC characteristics are guaranteed from VCC = 1.2V to VCC = 5.5V.
1997 Mar 20
4
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
DC CHARACTERISTICS FOR THE LV FAMILY
Over recommended operating conditions voltages are referenced to GND (ground = 0V) LIMITS SYMBOL PARAMETER TEST CONDITIONS MIN VCC = 1.2V VIH HIGH level Input voltage VCC = 2.0V VCC = 2.7 to 3.6V VCC = 4.5 to 5.5V VCC = 1.2V VIL LOW level Input voltage VCC = 2.0V VCC = 2.7 to 3.6V VCC = 4.5 to 5.5 VCC = 1.2V; VI = VIH or VIL; -IO = 100A VOH HIGH level output voltage all outputs out uts voltage; VCC = 2.0V; VI = VIH or VIL; -IO = 100A VCC = 2.7V; VI = VIH or VIL; -IO = 100A VCC = 3.0V; VI = VIH or VIL; -IO = 100A VCC = 4.5V;VI = VIH or VIL; -IO = 100A VOH HIGH level output voltage; g STANDARD outputs HIGH level output voltage; BUS driver outputs VCC = 3.0V;VI = VIH or VIL; -IO = 6mA VCC = 4.5V;VI = VIH or VIL; -IO = 12mA VCC = 3.0V;VI = VIH or VIL; -IO = 8mA VCC = 4.5V;VI = VIH or VIL; -IO = 16mA VCC = 1.2V; VI = VIH or VIL; IO = 100A VCC = 2.0V; VI = VIH or VIL; IO = 100A VCC = 2.7V; VI = VIH or VIL; IO = 100A VCC = 3.0V;VI = VIH or VIL; IO = 100A VCC = 4.5V;VI = VIH or VIL; IO = 100A VOL LOW level output voltage; g STANDARD outputs LOW level output voltage; BUS driver outputs Input leakage current 3-State output OFF-state current Quiescent supply current; SSI Quiescent supply current; flip-flops Quiescent supply current; MSI Quiescent supply current; LSI Additional quiescent supply current per input VCC = 3.0V;VI = VIH or VIL; IO = 6mA VCC = 4.5V;VI = VIH or VIL; IO = 12mA VCC = 3.0V;VI = VIH or VIL; IO = 8mA VCC = 4.5V;VI = VIH or VIL; IO = 16mA VCC = 5.5V; VI = VCC or GND VCC = 5.5V; VI = VIH or VIL; VO = VCC or GND VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 2.7V to 3.6V; VI = VCC -0.6V 1.8 2.5 2.8 4.3 2.40 3.60 2.40 3.60 1.2 2.0 2.7 3.0 4.5 2.82 4.20 2.82 4.20 0 0 0 0 0 0.25 0.35 0.20 0.35 0.2 0.2 0.2 0.2 0.40 0.55 0.40 0.55 1.0 5 20.0 20.0 20.0 500 500 0.2 0.2 0.2 0.2 0.50 V 0.65 0.50 V 0.65 1.0 10 40 A 80 160 A 1000 850 A A A V 1.8 2.5 2.8 4.3 2.20 V 3.50 2.20 V 3.50 V 0.9 1.4 2.0 0.7*VCC 0.3 0.6 0.8 0.3*VCC -40C to +85C TYP1 MAX -40C to +125C MIN 0.9 1.4 2.0 0.7*VCC 0.3 0.6 0.8 0.3*VCC V V MAX UNIT
VOH
VOL
LOW level output voltage out uts voltage; all outputs
VOL II IOZ
ICC
ICC
ICC
NOTE: 1. All typical values are measured at Tamb = 25C.
1997 Mar 20
5
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
AC CHARACTERISTICS
GND = 0V; tr = tf = 2.5ns; CL = 50pF; RL = 500 SYMBOL PARAMETER WAVEFORM CONDITION VCC(V) 1.2 2.0 tPHL/tPLH Propagation delay CP to Qn Figure 1 2.7 3.0 to 3.6 4.5 to 5.5 1.2 2.0 tPZH/tPZL Propagation delay OE to Qn Figure 2 2.7 3.0 to 3.6 4.5 to 5.5 1.2 2.0 tPHZ/tPLZ Propagation delay OE to Qn Figure 2 2.7 3.0 to 3.6 4.5 to 5.5 2.0 tW Clock pulse width HIGH or LOW Figure 1 2.7 3.0 to 3.6 1.2 tsu Set-up time Dn to CP Figure 3 2.0 2.7 3.0 to 3.6 1.2 th Hold time Dn to CP Figure 3 2.0 2.7 3.0 to 3.6 2.0 fmax Maximum clock ulse pulse frequency Figure 2 2.7 3.0 to 3.6 NOTE: 1. Unless otherwise stated, all typical values are at Tamb = 25C. 2. Typical value measured at VCC = 3.3V. 3. Typical value measured at VCC = 5.0V. MIN - - - - - - - - - - - - - - - 34 25 20 - 22 16 13 - 5 5 5 15 19 24 LIMITS -40 to +85 C TYP 90 31 23 172 - 75 26 19 142 - 80 29 22 172 - 12 9 72 25 9 6 52 -10 -3 -2 -22 40 58 702 MAX - 39 29 23 19 - 34 25 20 17 - 39 29 24 20 - - - - - - - - - - - - - - LIMITS -40 to +125 C MIN - - - - - - - - - - - - - - - 41 30 24 - 26 19 15 - 5 5 5 12 16 20 MAX - 49 36 29 24 - 43 31 25 21 - 48 36 29 24 - - - - - - - - - - - - - - MHz ns ns ns ns ns ns UNIT
1997 Mar 20
6
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
AC WAVEFORMS
VM = 1.5V at VCC w 2.7V v 3.6V VM = 0.5V * VCC at VCC t 2.7V and w 4.5V VOL and VOH are the typical output voltage drop that occur with the output load.
VI CP INPUT GND VM(1)
1/fmax
t su
t su
th VI CP INPUT VM Dn INPUT tW tPHL 90%
Qn
th
GND tPLH
VOH
OUTPUT tTHL
VM 10% tTLH
Qn OUTPUT VOL
NOTE: the shaded areas indicate when the input is permitted to change for predictable output performance.
Figure 3.
SV00343
Figure 1. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency
NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.
VI OE INPUT GND tPLZ VCC OUTPUT LOW-to-OFF OFF-to-LOW VOL tPHZ VOH OUTPUT HIGH-to-OFF OFF-to-HIGH GND outputs enabled outputs disabled outputs enabled VY VM VX tPZH tPZL VM
VM
SV00344
Figure 2. Waveforms showing the 3-state enable and disable times
1997 Mar 20
7
IIIIIIII IIII IIIIIIII IIII IIIIIIII IIII
VM VM
SV00345
Waveforms showing the data set-up and hold times for the Dn input to the CP input
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
TEST CIRCUIT
90% VS1 Open GND VO D.U.T. RT CL= 50pF RL = 1k POSITIVE PULSE 10% RL = 1k NEGATIVE PULSE VM 10% tTHL (tf) tTLH (tr) 90% VM tW 90% VM 10% 0V 10% 0V Vl PULSE GENERATOR tTLH (tr) tTHL (tf) VI tW 90% VM VI
Vcc
S1
Test Circuit for Outputs
VM = 1.5V Input Pulse Definition
SWITCH POSITION
TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH S1 Open VS1 GND VCC < 2.7V 2.7-3.6V 4.5 V VI VCC 2.7V VCC VS1 2 < VCC 2 < VCC 2 < VCC
DEFINITIONS
RL = Load resistor CL = Load capacitance includes jig and probe capacitance RT = Termination resistance should be equal to ZOUT of pulse generators.
SY00044
Figure 4.
Load circuitry for switching times
1997 Mar 20
8
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
DIP20: plastic dual in-line package; 20 leads (300 mil)
SOT146-1
1997 Mar 20
9
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
SO20: plastic small outline package; 20 leads; body width 7.5 mm
SOT163-1
1997 Mar 20
10
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm
SOT339-1
1997 Mar 20
11
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
DEFINITIONS
Data Sheet Identification
Objective Specification
Product Status
Formative or in Design
Definition
This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.
Preliminary Specification
Preproduction Product
Product Specification
Full Production
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 05-96 9397-750-04448
Philips Semiconductors
yyyy mmm dd 12

▲Up To Search▲

Price & Availability of 74LV374

	To Download 74LV374 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .