 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PMC-Sierra,Inc. Released PM73487 QRT STATISTICS FEATURES * In the receive direction, counts cells transmitted and dropped. * In the transmit direction, counts cells transmitted and dropped on a per-VC basis 622 MBPS ATM Traffic Management Device FEATURES QUEUING ALGORITHMS Receive * Maintains 64 weighted, bandwidthcontrolled Service Classes (SCs) with per-VC queues. * Provides round-robin servicing of queues within each SC * Provides per-channel (VP or VC), perSC, and per-direction congested and maximum queue depth limits * Provides up to 64K cell buffers the transmit side SWITCHING * Supports VC and VP switching. * Supports up to 16K VCs ADDRESS MAPPING * Supports all 12 VP and 16 VC bits through use of a double, indirect lookup table * Performs header translation at both the input (receive) and output (transmit) directions. Input header translation is used to pass the output queue channel number through the switch I/O FEATURES * Provides four switch element interfaces with phase aligners. The phase aligners allow for external serialization of the data stream enabling systems to be built that support device separation of up to 10 meters. * Provides a UTOPIA Level 2 Multi-PHY (MPHY) 16-bit, 50 MHz interface * Provides a 2-level priority servicing algorithm for high and low bandwidth UTOPIA PHY layer devices * Provides a multiplexed address/data CPU interface * Provides two 100 MHz, 32-bit, synchronous DRAM cell buffer interfaces * Provides three 100 MHz, synchronous SRAM control interfaces * Provides a JTAG boundary scan interface Transmit * Provides 31 VOs * Maintains 16 SCs for each virtual output (VO) with per-VC accounting * Provides per-channel (VP or VC), perSC Queue (SCQ), per-SC, per-VO, and per-direction congested and maximum queue depth limits * Provides up to 64K cell buffers MULTICAST Supports logical multicast with a superior queue-clearing algorithm DIAGNOSTIC/ROBUSTNESS FEATURES * Checks the header parity * Counts tagged cells * Runs error checks continually on all fabric lines * Checks liveness of control signal lines at both switch fabric and UTOPIA interfaces, working around partial fabric failures * Checks Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM) parity 50 MHz 100 MHz RX DRAM Cell Buffer CONGESTION MANAGEMENT ALGORITHMS * Supports EPD and Partial Packet Discard (PPD) for UBR traffic, and as a backup for ABR traffic * Supports CLP-based cell discard and Explicit Forward Congestion Indicator (EFCI) cell marking * Supports three congestion limits (as well as EPD, CLP, and EFCI, and/or backpressure) for logical multicast on COMPATIBILITY FEATURES * Compatible with the ATM Forum 3.0, 3.1, and 4.0 specifications * Compatible with the ATM Forum UTOPIA Level 1 and Level 2 BLOCK DIAGRAM Receive UTOPIA 66 MHz ABR RAM RU RAM RSC RAM AL RAM Control UTOPIA Loopback VO RAM TSC RAM RX DRAM Control ABR RAM Control RS RAM RSF RAM To QSE AL RAM BP / Ack from QSE CH RAM CH RAM Control Queue Engine BP / Ack to QSE TU RAM Transmit UTOPIA Microprocessor Microprocessor interface TX DRAM Control TSF RAM MC RAM TS RAM From QSE JTAG TX DRAM Cell Buffer 50 MHz 100 MHz 66 MHz PMC-1980619(R3) PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE (c) Copyright PMC-Sierra, Inc. 2001. Released PM73487 622 MBPS ATM Traffic Management Device specifications * Compatible with the PM73488 QSE interfaces * Available in a 503-pin Enhanced Plastic Ball Grid Array (EPBGA) package TYPICAL APPLICATIONS * A Stand-Alone 622 Mbit/s Switch * A 5 Gbit/s to 20 Gbit/s Scalable Switch Architecture * A 2.4 Gbit/s to 80 Gbit/s Scalable Switch Architecture * A 5 Gbit/s to 320 Gbit/s Scalable Switch Architecture PHYSICAL CHARACTERISTICS * 3.3 V supply voltage * 5 V tolerant inputs on the microprocessor and UTOPIA TYPICAL APPLICATION- QRT Used as a standalone 622 Mbps ATM switch Phy Device PM7324 Atlas-800 ATM Layer Cell Routing Control, Monitoring and Policing 800Mbps PM73487 QRTTM 622 Mbps ATM Traffic Management Device 64X64 SWITCH APPLICATION (10GBPS) 622 Mbps Aggregate Receive UTOPIA Level 2 622 Mbps Aggregate PM73487 #1 QRT TM Receive Input * * * PM73487 #8 QRT TM Receive Input x4 x4 PM73487 #1 QRT TM Transmit Output * * * PM73487 #8 QRT TM Transmit Output 622 Mbps Aggregate Transmit UTOPIA Level 2 622 Mbps Aggregate PM73488 QSETM x16 PM73488 QSETM x16 PM73488 QSETM 622 Mbps Aggregate Receive UTOPIA Level 2 622 Mbps Aggregate PM73487 #9 QRT TM Receive Input * * * PM73487 #16 QRT TM Receive Input x4 PM73488 QSETM x16 PM73488 QSETM x16 PM73488 QSETM PM73487 #9 QRT TM Transmit Output * * * PM73487 #16 QRT TM Transmit Output 622 Mbps Aggregate Transmit UTOPIA Level 2 622 Mbps Aggregate x4 Head Office: PMC-Sierra, Inc. 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE PMC-1980619(R3) (c) Copyright PMC-Sierra, Inc. 2001. All rights reserved. SATURN and S/UNI are registered trademarks of PMC-Sierra, Inc. Any-PHY, FREEDM, and POS-PHY Level 3 are trademarks of PMC-Sierra, Inc. |
Price & Availability of 1980619
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |