![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
C8051F206 ANALOG PERIPHERALS 12-bit, 32-Channel ADC - 32 External Inputs (Each Port I/O can be configured as an ADC Input on the Fly!) - Programmable Throughput up to 100ksps - Programmable Amplifier Gains of 16,8,4,2,1, and 0.5 - No Missing Codes - VREF from External Pin or VDD Two Comparators - Programmable Hysteresis - Configurable to Generate Interrupts or Reset VDD Monitor and Brown-out Detector ON-CHIP JTAG DEBUG - On-Chip Debug Circuitry Facilitates Full Speed, NonIntrusive In-System Debug (No Emulator Required!) - Provides Breakpoints, Single Stepping, Watchpoints, Stack Monitor - Inspect/Modify Memory and Registers - Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets - Low Cost, Complete Development Kit: $99 SUPPLY VOLTAGE ..................... 2.7V to 3.6V - Typical Operating Current: 9mA @ 25MHz 0.1uA (sleep mode) Mixed-Signal 8KB ISP FLASH MCU PRELIMINARY 8051-COMPATIBLE C Core - Pipelined Instruction Architecture; Executes 70% of Instructions in 1 or 2 System Clocks - Up to 25MIPS Throughput with 25MHz Clock - Expanded Interrupt Handler; Up to 21 Interrupt Sources MEMORY - 1280 Bytes Data RAM (256 + 1k) - 8k Bytes FLASH; In-System Programmable in 512 byte Sectors DIGITAL PERIPHERALS - 32 Port I/O; All are 5V tolerant TM - Hardware SPI and UART Serial Ports Available Concurrently - Three 16-bit Counter/Timers - Dedicated Watch-Dog Timer - Bi-directional Reset CLOCK SOURCES - Internal Programmable Oscillator: 2-to-16MHz - External Oscillator: Crystal, RC, C, or Clock - Can Switch Between Clock Sources on-the-fly; Useful in Power Saving Modes Temperature Range: -40C to +85C 48-Pin TQFP Package SPI is a trademark of Motorola, Inc. Port I/O Mode & Config. VDD VDD GND GND NC NC NC Analog/Digital Power Port 0 Latch UART Timer 0 Timer 1 Timer 2 P 0 M U X P 0 D r v P0.0/TX P0.1/RX P0.2//INT0 P0.3//INT1 P0.4/T0 P0.5/T1 P0.6/T2 P0.7/T2EX TCK TMS TDI TDO /RST JTAG Logic Debug HW Reset 8 0 5 1 C o r e 8kbyte FLASH 256 byte RAM Port 1 Latch CP0+ CP0 CP0 P 1 M U X P 1 D r v CP0CP1+ CP1 CP1 P1.0/CP0+ P1.1/CP0P1.2/CP0 P1.3/CP1+ P1.4/CP1P1.5/CP1 P1.6/SYSCLK P1.7 CP1SYSCLK MONEN VDD Monitor External Oscillator Circuit Internal Oscillator WDT 1024 byte XRAM XTAL1 XTAL2 SFR Bus Port 2 Latch SPI P 2 M U X P 2 D r v P 3 System Clock P2.0/NSS P2.1/MISO P2.2/MOSI P2.3/SCK P2.4 P2.5 P2.6 P2.7 P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 Port 3 Latch VDD VREF D r v A M U X 12-bit 100ksps ADC PGA AIN0-AIN31 VREF 5.23.2001 C8051F206 Mixed-Signal 8KB ISP FLASH MCU PRELIMINARY SELECTED ELECTRICAL SPECIFICATIONS TA = -40C to +85C unless otherwise specified. PARAMETER CONDITIONS MIN TYP GLOBAL CHARACTERISTICS Digital Supply Voltage 2.7 9 Digital Supply Current with Clock=25MHz 0.7 CPU active (VDD=2.7V) Clock=1MHz 20 Clock=32kHz; VDD Monitor Disabled 10 Digital Supply Current Oscillator not running; VDD Monitor (shutdown) Enabled Oscillator not running; VDD Monitor 0.1 Disabled Digital Supply RAM Data 1.5 Retention Voltage CPU & DIGITAL I/O PORTS Clock Frequency Range DC Port Output High Voltage IOH = -3mA, Port I/O push-pull VDD - 0.7 Port Output Low Voltage IOL = 8.5mA Input High Voltage 0.7 x VDD Input Low Voltage SPI Bus Clock Frequency fCLK=MCU Clock; SPI in Master Mode A/D CONVERTER Resolution 12 Integral Nonlinearity 1 Differential Nonlinearity Guaranteed Monotonic Signal-to-Noise Plus 64 Distortion Throughput Rate Input Voltage Range 0 COMPARATORS Response Time | CP+ - CP- | = 100mV 4 Input Voltage Range -0.25 Input Bias Current -5 0.001 Input Offset Voltage -10 MAX 3.6 UNITS V mA mA A A A V 25 0.6 0.3 x VDD fCLK/2 2 1 MHz V V V V MHz bits LSB LSB dB ksps V s V nA mV 100 VREF VDD + 0.25 +5 +10 PACKAGE INFORMATION D D1 C8051F206DK DEVELOPMENT KIT ($99) MIN NOM MAX (mm) (mm) (mm) A E1 E - - 1.20 0.15 A1 0.05 A2 0.95 1.00 1.05 b 48 PIN 1 IDENTIFIER A2 0.17 0.22 0.27 9.00 7.00 0.50 9.00 7.00 - D D1 1 e e E A b A1 E1 |
Price & Availability of C8051F206SHORT
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |