View M67204F_989708.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* * * * * * * * * * * * *
First-in first-out dual port memory 4096 y 9 organisation Fast Flag and access times: 15, 30 ns Wide temperature range: - 55C to + 125C Fully expandable by word width or depth Asynchronous read/write operations Empty, full and half flags in single device mode Retransmit capability Bi-directional applications Battery back-up operation: 2V data retention TTL compatible Single 5V + 10% power supply QML Q and V with SMD 5962-89568
Description
The M67204F implements a first-in first-out algorithm, featuring asynchronous read/write operations. The FULL and EMPTY flags prevent data overflow and underflow. The Expansion logic allows unlimited expansion in word size and depth with no timing penalties. Twin address pointers automatically generate internal read and write addresses, and no external address information are required for the Atmel FIFOs. Address pointers are automatically incremented with the write pin and read pin. The 9 bits wide data are used in data communications applications where a parity bit for error checking is necessary. The Retransmit pin reset the Read pointer to zero without affecting the write pointer. This is very useful for retransmitting data when an error is detected in the system. Using an array of eight transistors (8 T) memory cell, the M67204F combine an extremely low standby supply current (typ = 0.1 A) with a fast access time at 15 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 2 W. The M67204F is processed according to the methods of the latest revision of the MIL PRF 38535 (Q and V) or ESA SCC 9000.
Rad Tolerant High Speed 4Kx9 Parallel FIFO
M67204F
Rev. E-20-Aug-01
1
M67204F
Interface
Block Diagram
Pin configuration
2
Rev. E-20-Aug-01
Pin Names
NAMES FF XO/HF XI FL/RT VCC GND I0-8 Q0-8 W R RS EF Full Flag Expansion Out/Half-Full Flag Expansion IN First Load/Retransmit Power Supply Ground Inputs Outputs Write Enable Read Enable Reset Empty Flag DESCRIPTION
Signal Description
Data In (I0 - I8) Reset (RS)
Data inputs for 9 - bit data Reset occurs whenever the Reset (RS) input is taken to a low state. Reset returns both internal read and write pointers to the first location. A reset is required after power-up before a write operation can be enabled. Both the Read Enable (R) and Write Enable (W) inputs must be in the high state during the period shown in Figure 1 (i.e. tRSS before the rising edge of RS) and should not change until tRSR after the rising edge of RS. The Half-Full Flag (HF) will be reset to high After Reset (RS). Figure 1. Reset
1. EF, FF and HF may change status during reset, but flags will be valid at tRSC. 2. W and R = VIH around the rising edge of RS.
3
M67204F
Rev. E-20-Aug-01
M67204F
Write Enable (W)
A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be maintained in the rise time of the leading edge of the Write Enable (W). Data is stored sequentially in the Ram array, regardless of any current read operation. Once half the memory is filled, and during the falling edge of the next write operation, the Half-Full Flag (HF) will be set to low and remain in this state until the difference between the write and read pointers is less than or equal to half of the total available memory in the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation. To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write operations. On completion of a valid read operation, the Full Flag (FF) will go high after TRFF, allowing a valid write to begin. When the FIFO stack is full, the internal write pointer is blocked from W, so that external changes to W will have no effect on the full FIFO stack.
Read Enable (R)
A read cycle is initiated on the falling edge of the Read Enable (R) provided that the Empty Flag (EF) is not set. The data is accessed on a first in/first out basis, not with standing any current write operations. After Read Enable (R) goes high, the Data Outputs (Q0 - Q8) will return to a high impedance state until the next Read operation. When all the data in the FIFO stack has been read, the Empty Flag (EF) will go low, allowing the "final" read cycle, but inhibiting further read operations whilst the data outputs remain in a high impedance state. Once a valid write operation has been completed, the Empty Flag (EF) will go high after tWEF and a valid read may then be initiated. When the FIFO stack is empty, the internal read pointer is blocked from R, so that external changes to R will have no effect on the empty FIFO stack. This is a dual-purpose input. In the Depth Expansion Mode, this pin is connected to ground to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by connecting the Expansion In (XI) to ground. The M67204F can be made to retransmit data when the Retransmit Enable Control (RT) input is pulsed low. A retransmit operation will set the internal read point to the first location and will not affect the write pointer. Read Enable (R) and Write Enable (W) must be in the high state during retransmit. The retransmit feature is intended for use when a number of writes equals to or less than the depth of the FIFO has occured since the last RS cycle. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (HF), in accordance with the relative locations of the read and write pointers.
First Load/Retransmit (FL/RT)
Expansion In (XI)
This input is a dual-purpose pin. Expansion In (XI) is connected to GND to indicate an operation in the single device mode. Expansion In (XI) is connected to Expansion Out (XO) of the previous device in the Depth Expansion or Daisy Chain modes. The Full Flag (FF) will go low, inhibiting further write operations when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go low after 4096 writes. The Empty Flag (EF) will go low, inhibiting further read operations when the read pointer is equal to the write pointer, indicating that the device is empty.
Full Flag (FF)
Empty Flag (EF)
4
Rev. E-20-Aug-01
Expansion Out/Half-Full Flag (XO/HF)
This is a dual-purpose output. In the single device mode, when Expansion In (XI) is connected to ground, this output acts as an indication of a half-full memory. After half the memory is filled and on the falling edge of the next write operation, the Half-Full Flag (HF) will be set to low and will remain set until the difference between the write and read pointers is less than or equal to half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation. In the Depth Expansion Mode, Expansion In (XI) is connected to Expansion Out (XO) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last memory location.
Data Output (Q0 - Q8)
DATA output for 9-bit wide data. This data is in a high impedance condition whenever Read (R) is in a high state.
5
M67204F
Rev. E-20-Aug-01
M67204F
Functional Description
Operating Modes
Single Device Mode A single M67204F may be used when the application requirements are for 4096 words or less. The M67204F is in a Single Device Configuration when the Expansion In (XI) control input is grounded (see Figure 2). In this mode the Half-Full Flag (HF), which is an active low output, is shared with Expansion Out (XO). Figure 2. Block Diagram of Single 4096 x 9.
(HALF-FULL FLAG)
WRITE
(W) HF
(R) 9 (Q)
READ
DATAIN
(I)
DATAOUT
FULL FLAG RESET
(FF) (RS)
(EF) EMPTY FLAG (RT) RETRANSMIT
EXPANSION IN (XI)
M67204F
Width Expansion Mode
Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any device. Figure 3. demonstrates an 18-bit word width by using two M67204F. Any word width can be attained by adding additional M67204F.
6
Rev. E-20-Aug-01
Figure 3. Block Diagram of 4096 x 18 FIFO Memory Used in Width Expansion Mode.
Note:
Flag detection is accomplished by monitoring the FF, EF and the HF signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.
Table 1. Reset and retransmit Single Device Configuration/Width Expansion Mode
INPUTS MODE Reset Retransmit Read/Write RS 0 1 1 RT X 0 1 XI 0 0 0 INTERNAL STATUS Read Pointer Location Zero Location Zero Increment Write Pointer Location Zero Unchanged Increment (1) EF 0 X X OUTPUTS FF 1 X X HF 1 X X
1.
Pointer will increment if flag is high.
Table 2. Reset and First Load Truth Table Depth Expansion/Compound Expansion Mode
MODE RS Reset First Device Reset All Other Devices Read/Write 0 0 1 INPUTS RT 0 1 X XI
(1) (1) (1)
INTERNAL STATUS Read Pointer Location Zero Location Zero X Write Pointer Location Zero Location Zero X EF 0 0 X
OUTPUTS FF 1 1 X
1.
XI is connected to XO of previous device. See Figure 4.
7
M67204F
Rev. E-20-Aug-01
M67204F
Depth Expansion (Daisy Chain) Mode
The M67204F can be easily adapted for applications which require more than 4096 words. Figure 4. demonstrates Depth Expansion using three M67204F. Any depth can be achieved by adding additional M67204FF. The M67204F operates in the Depth Expansion configuration if the following conditions are met: 1. The first device must be designated by connecting the First Load (FL) control input to ground. 2. All other devices must have FL in the high state. 3. The Expansion Out (XO) pin of each device must be connected to the Expansion In (XI) pin of the next device. See Figure 4. 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires that all EF's and all FFs be ORed (i.e. all must be set to generate the correct composite FF or EF). See Figure 4. 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.
Compound Expansion Module Bidirectional Mode
It is quite simple to apply the two expansion techniques described above together to create large FIFO arrays (see Figure 5.). Applications which require data buffering between two systems (each system being capable of Read and Write operations) can be created by coupling M67204F as shown in Figure 6. Care must be taken to ensure that the appropriate flag is monitored by each system (i.e. FF is monitored on the device on which W is in use; EF is monitored on the device on which R is in use). Both Depth Expansion and Width Expansion may be used in this mode. Two types of flow-through modes are permitted: a read flow-through and a write flowthrough mode. In the read flow-through mode (Figure 17) the FIFO stack allows a single word to be read after one word has been written to an empty FIFO stack. The data is enabled on the bus at (tWEF + tA) ns after the leading edge of W which is known as the first write edge and remains on the bus until the R line is raised from low to high, after which the bus will go into a three-state mode after tRHZ ns. The EF line will show a pulse indicating temporary reset and then will be set. In the interval in which R is low, more words may be written to the FIFO stack (the subsequent writes after the first write edge will reset the Empty Flag); however, the same word (written on the first write edge) presented to the output bus as the read pointer will not be incremented if R is low. On toggling R, the remaining words written to the FIFO will appear on the output bus in accordance with the read cycle timings. In the write flow-through mode (Figure 18), the FIFO stack allows a single word of data to be written immediately after a single word of data has been read from a full FIFO stack. The R line causes the FF to be reset, but the W line, being low, causes it to be set again in anticipation of a new data word. The new word is loaded into the FIFO stack on the leading edge of W. The W line must be toggled when FF is not set in order to write new data into the FIFO stack and to increment the write pointer.
Data Flow - Through Modes
8
Rev. E-20-Aug-01
Figure 4. Block Diagram of 12288 x 9 FIFO Memory (Depth expansion).
Figure 5. Compound FIFO Expansion
1. For depth expansion block see section on Depth Expansion and Figure 4 2. For Flag detection see section on Width Expansion and Figure 3
9
M67204F
Rev. E-20-Aug-01
M67204F
Figure 6. Bidirectional FIFO Mode.
10
Rev. E-20-Aug-01
Electrical Characteristics
Absolute Maximum Ratings
Supply voltage (VCC - GND):..................... - 0.3 V to 7.0 V Input or Output voltage applied: ................. (GND - 0.3 V) to (Vcc + 0.3 V) Storage temperature: ................................ - 65 C to + 150 C
OPERATING RANGE Military OPERATING SUPPLY VOLTAGE Vcc = 5 V 10% OPERATING TEMPERATURE - 55 C to + 125 C
DC Parameters
Parameter ICCOP (1) Description Operating supply current Standby supply current Power down current Input leakage current Output leakage current Input low voltage Input high voltage Output low voltage Output high voltage Input capacitance Output capacitance M M67204FF-30 110 M M67204FF-15 120 UNIT mA VALUE Max
ICCSB (2)
5
5
mA
Max
ICCPD (3) ILI (4) ILO (5) VIL
(6)
400 1 1 0.8 2.2 0.4 2.4 8 8
400
A A A V V V V pF pF
Max Max Max Max Min Max Min Max Max
VIH(6) VOL
(7)
VOH (7) C IN
(8)
C OUT (8)
1. 2. 3. 4. 5. 6. 7. 8.
Icc measurements are made with outputs open. R = W = RS = FL/RT = VIH. All input = Vcc. 0.4 Vin Vcc. R = VIH, 0.4 VOUT VCC. VIH max = Vcc + 0.3 V. VIL min = -0.3 V or -1 V pulse width 50 ns. For XI input, VIH= 2.8V Vcc min, IOL = 8 mA, IOH = -2 mA. Guaranteed but not tested.
11
M67204F
Rev. E-20-Aug-01
M67204F
AC Test Conditions
Input pulse levels:................................ Gnd to 3.0 V Input rise/Fall times: ............................ 5 ns Input timing reference levels: .............. 1.5 V Output reference levels: ...................... 1.5 V Output load: ......................................... See Figure 7. Figure 7. Output Load
Table 3. AC Test Conditions
M67204F- 15 PARAMETER (3) (4) SYMBOL
(1)
M67204F- 30 MIN. MAX. UNIT
SYMBOL
(2)
MIN.
MAX.
READ CYCLE TRLRL TRLQV TRHRL TRLRH TRLQX TWHQX TRHQX TRHQZ WRITE CYCLE TWLWL TWLWH TWHWL TDVWH TWHDX RESET CYCLE TRSLWL TRSLRSH TWHRSH TRSHWL tRSC tRS tRSS tRSR Reset cycle time Reset pulse width Reset set-up time Reset recovery time
(5)
tRC tA tRR tRPW tRLZ tWLZ tDV tRHZ
Read cycle time Access time Read recovery time Read pulse width (5) Read low to data low Z
(6)
25
15
40
30
ns ns ns ns ns ns ns ns
10 15 0 3 5 -
15
10 30 5 5 5 -
20
Write low to data low Z (6) (7) Data valid from read high Read high to data high Z (6)
tWC tWPW tWR tDS tDH
Write cycle time Write pulse width
(5)
25 15 10 9 0
-
40 30 10 18 0
-
ns ns ns ns ns
Write recovery time Data set-up time Data hold time
25 15 20 10
-
40 30 30 10
-
ns ns ns ns
RETRANSMIT CYCLE
12
Rev. E-20-Aug-01
TRTLWL TRTLRTH TWHRTH TRTHWL FLAGS TRSLEFL TRSLFFH TRLEFL TRHFFH TEFHRH TWHEFH TWLFFL TWLHFL TRHHFH TFFHWH EXPANSION TWLXOL TWHXOH TXILXIH TXIHXIL TXILRL
tRTC tRT tRTS tRTR
Retransmit cycle time Retransmit pulse width (5) Retransmit set-up time
(6)
25 15 15 10
-
40 30 30 10
-
ns ns ns ns
Retransmit recovery time
tEFL tHFH, tFFH tREF tRFF tRPE tWEF tWFF tWHF tRHF tWPF
Reset to EF low Reset to HF/FF high Read low to EF low Read high to FF high Read width after EF high Write high to EF high Write low to FF low Write low to HF low Read high to HF high Write width after FF high
15 15
25 25 15 25 15 20 30 30 -
30 30
30 30 30 30 30 30 30 30 -
ns ns ns ns ns ns ns ns ns ns
tXOL tXOH tXI tXIR tXIS
Read/Write to XO low Read/Write to XO high XI pulse width XI recovery time XI set-up time
15 10 10
15 15 -
30 10 10
30 30 -
ns ns ns ns ns
1. 2. 3. 4. 5. 6. 7.
STD symbol. ALT symbol. Timings referenced as in ac test conditions. All parameters tested only. Pulse widths less than minimum value are not allowed. Values guaranteed by design, not currently tested. Only applies to read data flow-through mode.
13
M67204F
Rev. E-20-Aug-01
M67204F
Figure 8. Asynchronous Write and Read Operation
Figure 9. Full Flag from Last Write to First Read
14
Rev. E-20-Aug-01
Figure 10. Empty Flag from Last Read to First Write
Figure 11. Retransmit
Figure 12. Empty Flag Timing W
t
WEF
EF
t
RPE
R
15
M67204F
Rev. E-20-Aug-01
M67204F
Figure 13. Full Flag Timing
Figure 14. Half-Full Flag Timing
16
Rev. E-20-Aug-01
Figure 15. Expansion Out
Figure 16. Expansion In
17
M67204F
Rev. E-20-Aug-01
M67204F
Figure 17. Read Data Flow - Through Mode
Figure 18. Write Data Flow - Through Mode
18
Rev. E-20-Aug-01
Ordering Information
Reference Number MMCP-67204FV-15-E(*) MMCP-67204FV-15 MMCP-67204FV-30 SMCP-67204FV-15SB SMCP-67204FV-30SB SMCP-67204FV-15SC SMCP-67204FV-30SC MMCP-67204FV-15/883(*) MMCP-67204FV-30/883(*) SMCP-67204FV-15/883(*) SMCP-67204FV-30/883(*) 5962-8956808QUC 5962-8956806QUC 5962-8956808VUC 5962-8956806VUC MMDP-67204FV-15-E MMDP-67204FV-15 MMDP-67204FV-30 SMDP-67204FV-15SB SMDP-67204FV-30SB SMDP-67204FV-15SC SMDP-67204FV-30SC MMDP-67204FV-15/883(*) MMDP-67204FV-30/883(*) SMDP-67204FV-15/883(*) SMDP-67204FV-30/883(*) 5962-8956808QYC 5962-8956806QYC 5962-8956808VYC 5962-8956806VYC MM0-67204FV-15-E 5962-8956808Q9A 5962-8956808V9A Temperature Range 25C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C 25C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C -55 to +125C 25C -55 to +125C -55 to +125C Speed 15ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 30ns 15ns 15ns 15ns Package SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 SB28.3 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 FP28.4 Die Die Die Quality Flow Engineering Samples Mil. Mil. SCC B SCC B SCC C SCC C MIL-883 B MIL-883 B MIL-883 S MIL-883 S QML Q QML Q QML V QML V Engineering Samples Mil. Mil. SCC B SCC B SCC C SCC C MIL-883 B MIL-883 B MIL-883 S MIL-883 S QML Q QML Q QML V QML V Engineering Samples QML Q QML V
Note:
(*)contact factory
19
M67204F
Rev. E-20-Aug-01
Atmel Wireless & Microcontrollers Sales Offices
France
3, Avenue du Centre 78054 St.-Quentin-en-Yvelines Cedex France Tel: 33130 60 70 00 Fax: 33130 60 71 11
Sweden
Kavallerivaegen 24, Rissne 17402 Sundbyberg Sweden Tel: 468587 48 800 Fax: 468587 48 850
Hong Kong
77 Mody Rd., Tsimshatsui East, Rm.1219 East Kowloon Hong Kong Tel: 85223789 789 Fax: 85223755 733
United Kingdom
Easthampstead Road Bracknell, Berkshire RG12 1LX United Kingdom Tel: 441344707 300 Fax: 441344427 371
Germany
Erfurter Strasse 31 85386 Eching Germany Tel: 49893 19 70 0 Fax: 49893 19 46 21 Kruppstrasse 6 45128 Essen Germany Tel: 492 012 47 30 0 Fax: 492 012 47 30 47 Theresienstrasse 2 74072 Heilbronn Germany Tel: 4971 3167 36 36 Fax: 4971 3167 31 63
Korea
Ste.605,Singsong Bldg. Youngdeungpo-ku 150-010 Seoul Korea Tel: 8227851136 Fax: 8227851137
USA
2325 Orchard Parkway San Jose California 95131 USA-California Tel: 1408441 0311 Fax: 1408436 4200 1465 Route 31, 5th Floor Annandale New Jersey 08801 USA-New Jersey Tel: 1908848 5208 Fax: 1908848 5232
Singapore
25 Tampines Street 92 Singapore 528877 Rep. of Singapore Tel: 65260 8223 Fax: 65787 9819
Taiwan
Wen Hwa 2 Road, Lin Kou Hsiang 244 Taipei Hsien 244 Taiwan, R.O.C. Tel: 88622609 5581 Fax: 88622600 2735
Italy
Via Grosio, 10/8 20151 Milano Italy Tel: 390238037-1 Fax: 390238037-234
Japan
1-24-8 Shinkawa, Chuo-Ku 104-0033 Tokyo Japan Tel: 8133523 3551 Fax: 8133523 7581
Spain
Principe de Vergara, 112 28002 Madrid Spain Tel: 3491564 51 81 Fax: 3491562 75 14
Web site
http://www.atmel-wm.com
(c) Atmel Nantes SA, 2001. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
Printed on recycled paper.

▲Up To Search▲

Price & Availability of M67204F

	To Download M67204F Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .