View SC16IS752_999528.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Rev. 01 -- 4 January 2006 Product data sheet
1. General description
The SC16IS752/SC16IS762 is an I2C-bus/SPI bus interface to a dual-channel high performance UART offering data rates up to 5 Mbit/s, low operating and sleeping current; it also provides the application with 8 additional programmable I/O pins. The device comes in very small HVQFN32 and TSSOP28 packages, which makes it ideally suitable for hand-held, battery operated applications. This chip enables seamless protocol conversion from I2C-bus/SPI to RS-232/RS-485 and is fully bidirectional. The SC16IS762 differs from the SC16IS752 in that it supports SPI clock speeds up to 15 Mbit/s instead of the 4 Mbit/s supported by the SC16IS752, and in that it supports IrDA SIR up to 1.152 Mbit/s. In all other aspects, the SC16IS762 is functionally and electrically the same as the SC16IS752. The SC16IS752/SC16IS762's internal register set is backward compatible with the widely used and widely popular 16C450. This allows the software to be easily written or ported from another platform. The SC16IS752/SC16IS762 also provides additional advanced features such as auto hardware and software flow control, automatic RS-485 support and software reset. This allows the software to reset the UART at any moment, independent of the hardware reset signal.
2. Features
2.1 General features
s s s s s s s s s s s s s Dual full-duplex UART I2C-bus or SPI interface selectable 3.3 V or 2.5 V operation Industrial temperature range: -40 C to +85 C 64 bytes FIFO (transmitter and receiver) Fully compatible with industrial standard 16C450 and equivalent Baud rates up to 5 Mbit/s in 16x clock mode Auto hardware flow control using RTS/CTS Auto software flow control with programmable Xon/Xoff characters Single or double Xon/Xoff characters Automatic RS-485 support (automatic slave address detection) Up to eight programmable I/O pins RS-485 driver direction control via RTS signal
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
s s s s s s s s
s s s s s s
RS-485 driver direction control inversion Built-in IrDA encoder and decoder supporting IrDA SIR with speeds up to 115.2 kbit/s SC16IS762 supports IrDA SIR with speeds up to 1.152 Mbit/s1 Software reset Transmitter and receiver can be enabled/disabled independent of each other Receive and Transmit FIFO levels Programmable special character detection Fully programmable character formatting x 5-bit, 6-bit, 7-bit or 8-bit character x Even, odd, or no parity x 1, 112, or 2 stop bit Line break generation and detection Internal Loopback mode Sleep current less than 30 A at 3.3 V Industrial and commercial temperature ranges 5 V tolerant inputs Available in HVQFN32 and TSSOP28 packages
2.2 I2C-bus features
s s s s Noise filter on SCL/SDA inputs 400 kbit/s (maximum) Compliant with I2C-bus Fast mode Slave mode only
2.3 SPI features
s s s s SC16IS752 supports 4 Mbit/s maximum SPI clock speed SC16IS762 supports 15 Mbit/s maximum SPI clock speed Slave mode only SPI Mode 0
3. Applications
s Factory automation and process control s Portable and battery operated devices s Cellular data devices
1.
Please note that IrDA SIR at 1.152 Mbit/s is not compatible with IrDA MIR at that speed. Please refer to application notes for usage of IrDA SIR at 1.152 Mbit/s.
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
9397 750 14333
Product data sheet
Rev. 01 -- 4 January 2006
2 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
4. Ordering information
Table 1: Ordering information Package Name SC16IS752IPW SC16IS762IPW SC16IS752IBS SC16IS762IBS HVQFN32 plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm SOT617-3 TSSOP28 Description plastic thin shrink small outline package; 28 leads; body width 4.4 mm Version SOT361-1 Type number
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
3 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
5. Block diagram
VDD VSS
SC16IS752/ SC16IS762
16C450 COMPATIBLE REGISTER SETS
TXA RXA RTSA CTSA TXB RXB RTSB CTSB
SDA SCL A0 A1 VDD
1 k (3.3 V) 1.5 k (2.5 V)
I2C-BUS GPIO7/RIA GPIO6/CDA GPIO5/DTRA GPIO4/DSRA GPIO3/RIB GPIO2/CDB GPIO1/DTRB GPIO0/DSRB
002aab207
IRQ RESET VDD I2C/SPI
GPIO REGISTER
XTAL1
XTAL2
a. I2C-bus interface
VDD VSS
SC16IS752/ SC16IS762
16C450 COMPATIBLE REGISTER SETS
TXA RXA RTSA CTSA TXB RXB RTSB CTSB
SCLK CS SO SI VDD
1 k (3.3 V) 1.5 k (2.5 V)
SPI
IRQ RESET I2C/SPI GPIO REGISTER
GPIO7/RIA GPIO6/CDA GPIO5/DTRA GPIO4/DSRA GPIO3/RIB GPIO2/CDB GPIO1/DTRB GPIO0/DSRB
002aab598
XTAL1
XTAL2
b. SPI interface Fig 1. Block diagram of SC16IS752/SC16IS762
9397 750 14333 (c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
4 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
6. Pinning information
6.1 Pinning
RTSA CTSA TXA RXA RESET XTAL1 XTAL2 VDD I2C
1 2 3 4 5 6 7 8 9
28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 GPIO1/DTRB 18 GPIO0/DSRB 17 RTSB 16 CTSB 15 IRQ
002aab657
RTSA CTSA TXA RXA RESET XTAL1 XTAL2 VDD SPI
1 2 3 4 5 6 7 8 9
28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 GPIO1/DTRB 18 GPIO0/DSRB 17 RTSB 16 CTSB 15 IRQ
002aab599
SC16IS752IPW SC16IS762IPW
SC16IS752IPW SC16IS762IPW
A0 10 A1 11 n.c. 12 SCL 13 SDA 14
CS 10 SI 11 SO 12 SCLK 13 VDD 14
a. I2C-bus interface Fig 2. Pin configuration for TSSOP28
b. SPI interface
25 GPIO5/DTRA
terminal 1 index area RXA RESET XTAL1 XTAL2 VDD I2C A0 A1 1 2 3 4 5 6 7 8
terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB 17 GPIO0/DSRB RXA RESET XTAL1 XTAL2 VDD SPI CS SI 1 2 3 4 5 6 7 8
25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB 17 GPIO0/DSRB RTSB 16
002aab208
26 GPIO6/CDA
SC16IS752IBS SC16IS762IBS
SC16IS752IBS SC16IS762IBS
SCL 10
SDA 11
VSS 12
VDD 13
IRQ 14
CTSB 15
RTSB 16
SCLK 10
VDD 11
VSS 12
VDD 13
IRQ 14
002aab658
Transparent top view
Transparent top view
a. I2C-bus interface Fig 3. Pin configuration for HVQFN32
b. SPI interface
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
CTSB 15
9
n.c.
SO
9
26 GPIO6/CDA
27 GPIO7/RIA
27 GPIO7/RIA
31 CTSA
30 RTSA
31 CTSA
30 RTSA
32 TXA
32 TXA
29 VSS 28 VDD
28 VDD
29 VSS
5 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
6.2 Pin description
Table 2: Symbol CS/A0 Pin description Pin TSSOP28 10 HVQFN32 7 I SPI chip select or I2C-bus device address select A0. If SPI configuration is selected by I2C/SPI pin, this pin is the SPI chip select pin (Schmitt-trigger active LOW). If I2C-bus configuration is selected by I2C/SPI pin, this pin along with A1 pin allows user to change the device's base address. To select the device address, please refer to Table 32. CTSA 2 31 I UART clear to send (active LOW). A logic 0 (LOW) on the CTSA pin indicates the modem or data set is ready to accept transmit data from the SC16IS752/SC16IS762. Status can be tested by reading MSR[4]. This pin only affects the transmit and receive operations when Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. UART clear to send (active LOW), channel B. A logic 0 on the CTSB pin indicates the modem or data set is ready to accept transmit data from the SC16IS752/SC16IS762. Status can be tested by reading MSR[4]. This pin only affects the transmit and receive operations when Auto-CTS function is enabled via the Enhanced Features Register EFR[7] for hardware flow control operation. I2C-bus or SPI interface select. I2C-bus interface is selected if this pin is at logic HIGH. SPI interface is selected if this pin is at logic LOW. Interrupt (open-drain, active LOW). Interrupt is enabled when interrupt sources are enabled in the Interrupt Enable Register (IER). Interrupt conditions include: change of state of the input pins, receiver errors, available receiver buffer data, available transmit buffer space, or when a modem status flag is detected. An external resistor (1 k for 3.3 V, 1.5 k for 2.5 V) must be connected between this pin and VDD. SPI data input pin or I2C-bus device address select A1. If SPI configuration is selected by I2C/SPI pin, this is the SPI data input pin. If I2C-bus configuration is selected by I2C/SPI pin, this pin along with the A0 pin allows user to change the slave base address. To select the device address, please refer to Table 32. SPI data output pin. If SPI configuration is selected by I2C/SPI pin, this is a 3-stateable output pin. If I2C-bus configuration is selected by the I2C/SPI pin, this pin is undefined and must be left as no connect. I2C-bus or SPI input clock. I2C-bus data input/output, open-drain if I2C-bus configuration is selected by I2C/SPI pin. If SPI configuration is selected, this is not used and must be connected to VDD. Programmable I/O pin or modem DSRB [1] Programmable I/O pin or modem DTRB [1] Programmable I/O pin or modem CDB [1] Programmable I/O pin or modem RIB [1] Programmable I/O pin or modem DSRA [2] Programmable I/O pin or modem DTRA [2] Programmable I/O pin or modem CDA [2] Programmable I/O pin or modem RIA [2]
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Type Description
CTSB
16
15
I
I2C/SPI IRQ
9 15
6 14
I O
SI/A1
11
8
I
SO
12
9
O
SCL/SCLK SDA
13 14
10 11
I I/O
GPIO0/DSRB GPIO1/DTRB GPIO2/CDB GPIO3/RIB GPIO4/DSRA GPIO5/DTRA GPIO6/CDA GPIO7/RIA
9397 750 14333
18 19 20 21 25 26 27 28
17 18 19 20 24 25 26 27
I/O I/O I/O I/O I/O I/O I/O I/O
Product data sheet
Rev. 01 -- 4 January 2006
6 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Table 2: Symbol RESET RTSA
Pin description ...continued Pin TSSOP28 5 1 HVQFN32 2 30 I O Hardware reset (active LOW) [3] UART request to send (active LOW), channel A. A logic 0 on the RTSA pin indicates the transmitter has data ready and waiting to send. Writing a logic 1 in the Modem Control Register MCR[1] will set this pin to a logic 0, indicating data is available. After a reset this pin is set to a logic 1. This pin only affects the transmit and receive operations when Auto-RTS function is enabled via the Enhanced Features Register (EFR[6]) for hardware flow control operation. UART request to send (active LOW), channel B. A logic 0 on the RTSB pin indicates the transmitter has data ready and waiting to send. Writing a logic 1 in the Modem Control Register MCR[1] will set this pin to a logic 0, indicating data is available. After a reset this pin is set to a logic 1. This pin only affects the transmit and receive operations when Auto-RTS function is enabled via the Enhanced Features Register (EFR[6]) for hardware flow control operation. Channel A receiver input. During the local Loopback mode, the RXA input pin is disabled and TXA data is connected to the UART RXA input internally. Channel B receiver input. During the local Loopback mode, the RXB input pin is disabled and TXB data is connected to the UART RXB input internally. Channel A transmitter output. During the local Loopback mode, the TXA output pin is disabled and TXA data is internally connected to the UART RXA input. Channel B transmitter output. During the local Loopback mode, the TXB output pin is disabled and TXB data is internally connected to the UART RXB input. Power supply Ground The center pad on the back side of the HVQFN32 package is metallic and should be connected to ground on the printed-circuit board. Crystal input or external clock input. A crystal can be connected between XTAL1 and XTAL2 to form an internal oscillator circuit (see Figure 11). Alternatively, an external clock can be connected to this pin. Crystal output. (See also XTAL1.) XTAL2 is used as a crystal oscillator output [4]. Type Description
RTSB
17
16
O
RXA
4
1
I
RXB
24
23
I
TXA
3
32
O
TXB
23
22
O
VDD VSS VSS XTAL1
8 22 6
5, 13, 28 12, 21, 29
-
center pad 3 I
XTAL2
7
4
O
[1] [2] [3] [4]
Selectable with IOControl register bit 2. Selectable with IOControl register bit 1. See Section 7.4 "Hardware Reset, Power-On Reset (POR) and Software Reset" XTAL2 should be left open when XTAL1 is driven by an external clock.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
7 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7. Functional description
The UART will perform serial-to-I2C-bus conversion on data characters received from peripheral devices or modems, and I2C-bus-to-serial conversion on data characters transmitted by the host. The complete status the SC16IS752/SC16IS762 UART can be read at any time during functional operation by the host. The SC16IS752/SC16IS762 can be placed in an alternate mode (FIFO mode) relieving the host of excessive software overhead by buffering received/transmitted characters. Both the receiver and transmitter FIFOs can store up to 64 characters (including three additional bits of error status per character for the receiver FIFO) and have selectable or programmable trigger levels. The SC16IS752/SC16IS762 has selectable hardware flow control and software flow control. Hardware flow control significantly reduces software overhead and increases system efficiency by automatically controlling serial data flow using the RTS output and CTS input signals. Software flow control automatically controls data flow by using programmable Xon/Xoff characters. The UART includes a programmable baud rate generator that can divide the timing reference clock input by a divisor between 1 and (216 - 1).
7.1 Trigger levels
The SC16IS752/SC16IS762 provides independently selectable and programmable trigger levels for both receiver and transmitter interrupt generation. After reset, both transmitter and receiver FIFOs are disabled and so, in effect, the trigger level is the default value of one character. The selectable trigger levels are available via the FIFO Control Register (FCR). The programmable trigger levels are available via the Trigger Level Register (TLR). If TLR bits are cleared, then selectable trigger level in FCR is used. If TLR bits are not cleared, then programmable trigger level in TLR is used.
7.2 Hardware flow control
Hardware flow control is comprised of Auto-CTS and Auto-RTS (see Figure 4). Auto-CTS and Auto-RTS can be enabled/disabled independently by programming EFR[7:6]. With Auto-CTS, CTS must be active before the UART can transmit data. Auto-RTS only activates the RTS output when there is enough room in the FIFO to receive data and de-activates the RTS output when the RX FIFO is sufficiently full. The halt and resume trigger levels in the TCR determine the levels at which RTS is activated/deactivated. If TCR bits are cleared, then selectable trigger levels in FCR are used in place of TCR. If both Auto-CTS and Auto-RTS are enabled, when RTS is connected to CTS, data transmission does not occur unless the receiver FIFO has empty space. Thus, overrun errors are eliminated during hardware flow control. If not enabled, overrun errors occur if the transmit data rate exceeds the receive FIFO servicing latency.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
8 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
UART 1 SERIAL TO PARALLEL RX FIFO FLOW CONTROL RTS CTS
UART 2 PARALLEL TO SERIAL TX FIFO FLOW CONTROL
RX
TX
PARALLEL TO SERIAL TX FIFO FLOW CONTROL
TX
RX
SERIAL TO PARALLEL RX FIFO
CTS
RTS
FLOW CONTROL
002aab656
Fig 4. Autoflow control (Auto-RTS and Auto-CTS) example
7.2.1 Auto-RTS
Figure 5 shows RTS functional timing. The receiver FIFO trigger levels used in Auto-RTS are stored in the TCR. RTS is active if the RX FIFO level is below the halt trigger level in TCR[3:0]. When the receiver FIFO halt trigger level is reached, RTS is deasserted. The sending device (for example, another UART) may send an additional character after the trigger level is reached (assuming the sending UART has another character to send) because it may not recognize the deassertion of RTS until it has begun sending the additional character. RTS is automatically reasserted once the receiver FIFO reaches the resume trigger level programmed via TCR[7:4]. This reassertion allows the sending device to resume transmission.
RX
start
character N
stop
start
character N+1
stop
start
RTS
receive FIFO read
1
2
N
N+1
002aab040
(1) N = receiver FIFO trigger level. (2) The two blocks in dashed lines cover the case where an additional character is sent, as described in Section 7.2.1.
Fig 5. RTS functional timing
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
9 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7.2.2 Auto-CTS
Figure 6 shows CTS functional timing. The transmitter circuitry checks CTS before sending the next data character. When CTS is active, the transmitter sends the next character. To stop the transmitter from sending the following character, CTS must be deasserted before the middle of the last stop bit that is currently being sent. The Auto-CTS function reduces interrupts to the host system. When flow control is enabled, CTS level changes do not trigger host interrupts because the device automatically controls its own transmitter. Without Auto-CTS, the transmitter sends any data present in the transmit FIFO and a receiver overrun error may result.
TX
start
bit 0 to bit 7
stop
start
bit 0 to bit 7
stop
CTS
002aab041
(1) When CTS is LOW, the transmitter keeps sending serial data out. (2) When CTS goes HIGH before the middle of the last stop bit of the current character, the transmitter finishes sending the current character, but it does not send the next character. (3) When CTS goes from HIGH to LOW, the transmitter begins sending data again.
Fig 6. CTS functional timing
7.3 Software flow control
Software flow control is enabled through the Enhanced Features Register and the Modem Control Register. Different combinations of software flow control can be enabled by setting different combinations of EFR[3:0]. Table 3 shows software flow control options.
Table 3: EFR[3] 0 1 0 1 X X X 1 0 1 0 Software flow control options (EFR[3:0]) EFR[2] 0 0 1 1 X X X 0 1 1 0 EFR[1] X X X X 0 1 0 1 1 1 1 EFR[0] X X X X 0 0 1 1 1 1 1 TX, RX software flow control no transmit flow control transmit Xon1, Xoff1 transmit Xon2, Xoff2 transmit Xon1 and Xon2, Xoff1 and Xoff2 no receive flow control receiver compares Xon1, Xoff1 receiver compares Xon2, Xoff2 transmit Xon1, Xoff1 receiver compares Xon1 or Xon2, Xoff1 or Xoff2 transmit Xon2, Xoff2 receiver compares Xon1 or Xon2, Xoff1 or Xoff2 transmit Xon1 and Xon2, Xoff1 and Xoff2 receiver compares Xon1 and Xon2, Xoff1 and Xoff2 no transmit flow control receiver compares Xon1 and Xon2, Xoff1 and Xoff2
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
10 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
There are two other enhanced features relating to software flow control:
* Xon Any function (MCR[5]): Receiving any character will resume operation after
recognizing the Xoff character. It is possible that an Xon1 character is recognized as an Xon Any character, which could cause an Xon2 character to be written to the RX FIFO.
* Special character (EFR[5]): Incoming data is compared to Xoff2. Detection of the
special character sets the Xoff interrupt (IIR[4]) but does not halt transmission. The Xoff interrupt is cleared by a read of the IIR. The special character is transferred to the RX FIFO.
7.3.1 Receive flow control
When software flow control operation is enabled, the SC16IS752/SC16IS762 will compare incoming data with Xoff1/Xoff2 programmed characters (in certain cases, Xoff1 and Xoff2 must be received sequentially). When the correct Xoff characters are received, transmission is halted after completing transmission of the current character. Xoff detection also sets IIR[4] (if enabled via IER[5]) and causes IRQ to go LOW. To resume transmission, an Xon1/Xon2 character must be received (in certain cases Xon1 and Xon2 must be received sequentially). When the correct Xon characters are received, IIR[4] is cleared, and the Xoff interrupt disappears.
7.3.2 Transmit flow control
Xoff1/Xoff2 character is transmitted when the RX FIFO has passed the halt trigger level programmed in TCR[3:0], or the selectable trigger level in FCR[7:6]. Xon1/Xon2 character is transmitted when the RX FIFO reaches the resume trigger level programmed in TCR[7:4], or falls below the lower selectable trigger level in FCR[7:6]. The transmission of Xoff/Xon(s) follows the exact same protocol as transmission of an ordinary character from the FIFO. This means that even if the word length is set to be 5, 6, or 7 bits, then the 5, 6, or 7 least significant bits of Xoff1/Xoff2, Xon1/Xon2 will be transmitted. (Note that the transmission of 5, 6, or 7 bits of a character is seldom done, but this functionality is included to maintain compatibility with earlier designs.) It is assumed that software flow control and hardware flow control will never be enabled simultaneously. Figure 7 shows an example of software flow control.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
11 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
UART1
UART2
TRANSMIT FIFO
RECEIVE FIFO
PARALLEL-TO-SERIAL
data
SERIAL-TO-PARALLEL
Xoff-Xon-Xoff SERIAL-TO-PARALLEL PARALLEL-TO-SERIAL
Xon1 WORD
Xon1 WORD
Xon2 WORD
Xon2 WORD
Xoff1 WORD
Xoff1 WORD
Xoff2 WORD
compare programmed Xon-Xoff characters
Xoff2 WORD
002aaa229
Fig 7. Example of software flow control
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
12 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7.4 Hardware Reset, Power-On Reset (POR) and Software Reset
These three reset methods are identical and will reset the internal registers as indicated in Table 4. Table 4 summarizes the state of register after reset.
Table 4: Register Interrupt Enable Register Interrupt Identification Register FIFO Control Register Line Control Register Modem Control Register Line Status Register Modem Status Register Enhanced Features Register Receive Holding Register Transmit Holding Register Transmission Control Register Trigger Level Register Transmit FIFO level Receive FIFO level I/O direction I/O interrupt enable I/O control Extra Features Control Register
[1]
Register reset Reset state all bits cleared bit 0 is set; all other bits cleared all bits cleared reset to 0001 1101 (0x1D) all bits cleared bit 5 and bit 6 set; all other bits cleared bits 3:0 cleared; bits 7:4 input signals all bits cleared pointer logic cleared pointer logic cleared all bits cleared all bits cleared reset to 0100 0000 (0x40) all bits cleared all bits cleared all bits cleared all bits cleared all bits cleared
Registers DLL, DLH, SPR, XON1, XON2, XOFF1, XOFF2 are not reset by the top-level reset signal RESET, POR and Software Reset, that is, they hold their initialization values during reset.
Table 5 summarizes the state of output signals after reset.
Table 5: Signal TX RTS I/Os IRQ Output signals after reset Reset state HIGH HIGH inputs HIGH by external pull-up
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
13 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7.5 Interrupts
The SC16IS752/SC16IS762 has interrupt generation and prioritization (seven prioritized levels of interrupts) capability. The interrupt enable registers (IER and IOIntEna) enable each of the seven types of interrupts and the IRQ signal in response to an interrupt generation. When an interrupt is generated, the IIR indicates that an interrupt is pending and provides the type of interrupt through IIR[5:0]. Table 6 summarizes the interrupt control functions.
Table 6: IIR[5:0] 000001 000110 001100 000100 000010 000000 001110 010000 100000 Summary of interrupt control functions Priority Interrupt type level none 1 2 2 3 4 5 6 7 none receiver line status RX time-out RHR interrupt THR interrupt modem status I/O pins Xoff interrupt CTS, RTS Interrupt source none OE, FE, PE, or BI errors occur in characters in the RX FIFO stale data in RX FIFO receive data ready (FIFO disable) or RX FIFO above trigger level (FIFO enable) transmit FIFO empty (FIFO disable) or TX FIFO passes above trigger level (FIFO enable) change of state of modem input pins input pins change of state receive Xoff character(s)/special character RTS pin or CTS pin change state from active (LOW) to inactive (HIGH)
It is important to note that for the framing error, parity error, and break conditions, LSR[7] generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO, and is cleared only when there are no more errors remaining in the FIFO. LSR[4:2] always represent the error status for the received character at the top of the RX FIFO. Reading the RX FIFO updates LSR[4:2] to the appropriate status for the new character at the top of the FIFO. If the RX FIFO is empty, then LSR[4:2] are all zeros. For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt is cleared by an Xon flow character detection. If a special character detection caused the interrupt, the interrupt is cleared by a read of the IIR.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
14 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7.5.1 Interrupt mode operation
In Interrupt mode (if any bit of IER[3:0] is 1) the host is informed of the status of the receiver and transmitter by an interrupt signal, IRQ. Therefore, it is not necessary to continuously poll the Line Status Register (LSR) to see if any interrupt needs to be serviced. Figure 8 shows Interrupt mode operation.
read IIR IRQ HOST
IIR
IER 1 1 1 1
THR
RHR
002aab042
Fig 8. Interrupt mode operation
7.5.2 Polled mode operation
In Polled mode (IER[3:0] = 0000) the status of the receiver and transmitter can be checked by polling the Line Status Register (LSR). This mode is an alternative to the FIFO Interrupt mode of operation where the status of the receiver and transmitter is automatically known by means of interrupts sent to the CPU. Figure 9 shows FIFO Polled mode operation.
read LSR HOST
LSR
IER 0 0 0 0
THR
RHR
002aab043
Fig 9. FIFO Polled mode operation
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
15 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7.6 Sleep mode
Sleep mode is an enhanced feature of the SC16IS752/SC16IS762 UART. It is enabled when EFR[4], the enhanced functions bit, is set and when IER[4] is set. Sleep mode is entered when:
* The serial data input line, RX, is idle (see Section 7.7 "Break and time-out
conditions").
* The TX FIFO and TX shift register are empty. * There are no interrupts pending except THR.
Remark: Sleep mode will not be entered if there is data in the RX FIFO. In Sleep mode, the clock to the UART is stopped. Since most registers are clocked using these clocks, the power consumption is greatly reduced. The UART will wake up when any change is detected on the RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO. Remark: Writing to the divisor latches DLL and DLH to set the baud clock must not be done during Sleep mode. Therefore, it is advisable to disable Sleep mode using IER[4] before writing to DLL or DLH.
7.7 Break and time-out conditions
When the UART receives a number of characters and these data are not enough to set off the receive interrupt (because they do not reach the receive trigger level), the UART will generate a time-out interrupt instead, 4 character times after the last character is received. The time-out counter will be reset at the center of each stop bit received or each time the receive FIFO is read. A break condition is detected when the RX pin is pulled LOW for a duration longer than the time it takes to send a complete character plus start, stop and parity bits. A break condition can be sent by setting LCR[6], when this happens the TX pin will be pulled LOW until LSR[6] is cleared by the software.
7.8 Programmable baud rate generator
The SC16IS752/SC16IS762 UART contains a programmable baud rate generator that takes any clock input and divides it by a divisor in the range between 1 and (216 - 1). An additional divide-by-4 prescaler is also available and can be selected by MCR[7], as shown in Figure 10. The output frequency of the baud rate generator is 16 x the baud rate. The formula for the divisor is: XTAL1 crystal input frequency --------------------------------------------------------------------------- prescaler divisor = -------------------------------------------------------------------------------desired baud rate x 16 where: prescaler = 1, when MCR[7] is set to `0' after reset (divide-by-1 clock selected) prescaler = 4, when MCR[7] is set to `1' after reset (divide-by-4 clock selected). Remark: The default value of prescaler after reset is divide-by-1.
9397 750 14333 (c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
(1)
Product data sheet
Rev. 01 -- 4 January 2006
16 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Figure 10 shows the internal prescaler and baud rate generator circuitry.
PRESCALER LOGIC (DIVIDE-BY-1) XTAL1 XTAL2 INTERNAL OSCILLATOR LOGIC
MCR[7] = 0 internal baud rate clock for transmitter and receiver
input clock reference clock MCR[7] = 1
BAUD RATE GENERATOR LOGIC
PRESCALER LOGIC (DIVIDE-BY-4)
002aaa233
Fig 10. Prescaler and baud rate generator block diagram
DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the least significant and most significant byte of the baud rate divisor. If DLL and DLH are both zero, the UART is effectively disabled, as no baud clock will be generated. Remark: The programmable baud rate generator is provided to select both the transmit and receive clock rates. Table 7 and Table 8 show the baud rate and divisor correlation for crystal with frequency 1.8432 MHz and 3.072 MHz, respectively. Figure 11 shows the crystal clock circuit reference.
Table 7: Baud rates using a 1.8432 MHz crystal Divisor used to generate 16x clock 2304 1536 1047 857 768 384 192 96 64 58 48 32 24 16 12 6 3 2 Percent error difference between desired and actual 0 0 0.026 0.058 0 0 0 0 0 0.69 0 0 0 0 0 0 0 2.86
Desired baud rate (bit/s) 50 75 110 134.5 150 300 600 1200 1800 2000 2400 3600 4800 7200 9600 19200 38400 56000
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
17 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Baud rates using a 3.072 MHz crystal Divisor used to generate 16x clock 2304 2560 1745 1428 1280 640 320 160 107 96 80 53 40 27 20 10 5 Percent error difference between desired and actual 0 0 0.026 0.034 0 0 0 0 0.312 0 0 0.628 0 1.23 0 0 0
Table 8:
Desired baud rate (bit/s) 50 75 110 134.5 150 300 600 1200 1800 2000 2400 3600 4800 7200 9600 19200 38400
XTAL1
XTAL2
X1 1.8432 MHz
C1 22 pF
C2 33 pF
002aab325
Fig 11. Crystal oscillator circuit reference
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
18 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8. Register descriptions
The programming combinations for register selection are shown in Table 9.
Table 9: RHR/THR IER IIR/FCR LCR MCR LSR MSR SPR TCR TLR TXLVL RXLVL IODir IOState IOIntEna IOControl EFCR DLL DLH EFR XON1 XON2 XOFF1 XOFF2
[1] [2] [3] [4]
Register map - read/write properties Write mode Transmit Holding Register (THR) Interrupt Enable Register FIFO Control Register (FCR) Line Control Register Modem Control Register [1] n/a n/a Scratchpad Register (TCR) [2] Transmission Control Register [2] Trigger Level Register [2] n/a n/a I/O pin Direction register n/a Interrupt Enable register I/O pins Control register Extra Features Control Register Divisor Latch LSB [3] Divisor Latch MSB [3] Enhanced Features Register [4] Xon1 word [4] Xon2 word [4] Xoff1 word [4] Xoff2 word [4] Receive Holding Register (RHR) Interrupt Enable Register (IER) Interrupt Identification Register (IIR) Line Control Register (LCR) Modem Control Register (MCR) [1] Line Status Register (LSR) Modem Status Register (MSR) Scratchpad Register (SPR) Transmission Control Register Trigger Level Register (TLR) [2] Transmit FIFO Level register Receive FIFO Level register I/O pin Direction register I/O pins State register I/O Interrupt Enable register I/O pins Control register Extra Features Control Register Divisor Latch LSB (DLL) [3] Divisor Latch MSB (DLH) [3] Enhanced Features Register (EFR) [4] Xon1 word [4] Xon2 word [4] Xoff1 word [4] Xoff2 word [4]
Register name Read mode
MCR[7] can only be modified when EFR[4] is set. Accessible only when ERF[4] = 1 and MCR[2] = 1, that is, EFR[4] and MCR[2] are read/write enables. Accessible only when LCR[7] is logic 1. Accessible only when LCR is set to 1011 1111b (0xBF).
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
19 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Table 10:
SC16IS752/SC16IS762 internal registers Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R/W
Register Register address 0x00 0x00 0x01 RHR THR IER
General register set [1] bit 7 bit 7 bit 6 bit 6 bit 5 bit 5 Xoff [2] bit 4 bit 4 Sleep mode [2] bit 3 bit 3 modem status interrupt bit 2 bit 2 bit 1 bit 1 bit 0 bit 0 RX data available interrupt FIFO enable R W R/W
CTS RTS interrupt interrupt enable [2] enable [2] RX trigger level (MSB) FIFO enable divisor latch enable clock divisor [2] FIFO data error CD bit 7 bit 7 bit 7 bit 7 bit 7 bit 7 bit 7 reserved
[3]
receive line THR status empty interrupt interrupt TX FIFO reset [4] RX FIFO reset [4]
0x02
FCR
RX trigger level (LSB) FIFO enable
TX trigger level (MSB) [2] interrupt priority bit 4 [2]
TX trigger reserved [3] level [2] (LSB) interrupt priority bit 3 [2] interrupt priority bit 2 parity enable reserved
[3]
W
0x02
IIR [5]
interrupt priority bit 1 stop bit
interrupt priority bit 0 word length bit 1 RTS
interrupt status word length bit 0 DTR/ (IO5) data in receiver CTS bit 0 bit 0 bit 0 bit 0 bit 0 bit 0 bit 0 bit 0 reserved
[3]
R
0x03
LCR
set break set parity even parity IrDA mode enable [2] THR and TSR empty RI bit 6 bit 6 bit 6 bit 6 bit 6 bit 6 bit 6 bit 6 reserved
[3]
R/W
0x04
MCR
Xon Any [2] THR empty DSR bit 5 bit 5 bit 5 bit 5 bit 5 bit 5 bit 5 bit 5 reserved
[3]
loopback enable break interrupt CTS bit 4 bit 4 bit 4 bit 4 bit 4 bit 4 bit 4 bit 4 reserved
[3]
TCR and TLR enable [2]
R/W
0x05
LSR
framing error CD bit 3 bit 3 bit 3 bit 3 bit 3 bit 3 bit 3 bit 3 reserved
[3]
parity error overrun error RI bit 2 bit 2 bit 2 bit 2 bit 2 bit 2 bit 2 bit 2 reserved
[3]
R
0x06 0x07 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E
MSR SPR TCR [6] TLR [6] TXLVL RXLVL IODir [7] IOIntEna
[7]
DSR bit 1 bit 1 bit 1 bit 1 bit 1 bit 1 bit 1 bit 1 reserved
[3]
R R/W R/W R/W R R R/W R/W R/W
IOState [7] bit 7
reserved
[3]
IOControl
[7]
reserved
[3]
reserved
[3]
reserved
[3]
reserved
[3]
UART software reset reserved
[3]
I/O[3:0] or RIB, CDB, DTRB, DSRB transmitter disable
I/O[7:4] or latch RIA, CDA, DTRA, DSRA receiver disable 9-bit mode enable
R/W
0x0F
EFCR
IrDA mode (slow/ fast) [8]
reserved
[3]
auto RS-485 RTS output inversion bit 5 bit 5
auto RS-485 RTS direction control bit 4 bit 4
R/W
Special register set [9] 0x00 0x01
9397 750 14333
DLL DLH
bit 7 bit 7
bit 6 bit 6
bit 3 bit 3
bit 2 bit 2
bit 1 bit 1
bit 0 bit 0
R/W R/W
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
20 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Table 10:
SC16IS752/SC16IS762 internal registers ...continued Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R/W
Register Register address 0x02 EFR
Enhanced register set [10] Auto CTS software enable Auto RTS special character enhanced flow functions control detect bit 3 bit 6 bit 6 bit 6 bit 6 bit 5 bit 5 bit 5 bit 5 bit 4 bit 4 bit 4 bit 4 bit 3 bit 3 bit 3 bit 3 software software flow control flow control bit 2 bit 1 bit 2 bit 2 bit 2 bit 2 bit 1 bit 1 bit 1 bit 1 software flow control bit 0 bit 0 bit 0 bit 0 bit 0 R/W
0x04 0x05 0x06 0x07
[1] [2] [3] [4] [5] [6] [7] [8] [9]
XON1 XON2 XOFF1 XOFF2
bit 7 bit 7 bit 7 bit 7
R/W R/W R/W R/W
These registers are accessible only when LCR[7] = 0. This bit can only be modified if register bit EFR[4] is enabled. These bits are reserved and should be set to 0. After Receive FIFO or Transmit FIFO reset (through FCR [1:0]), the user must wait at least 2 x Tclk of XTAL1 before reading or writing data to RHR and THR respectively. Burst reads on the serial interface (that is, reading multiple elements on the I2C-bus without a STOP or repeated START condition, or reading multiple elements on the SPI bus without de-asserting the CS pin), should not be performed on the IIR register. These registers are accessible only when EFR[4] = 1, and MCR[2] = 1. These registers apply to both channels. IrDA mode slow/fast for SC16IS762, slow only for SC16IS752. The Special Register set is accessible only when LCR[7] = 1 and not 0xBF.
[10] Enhanced Features Registers are only accessible when LCR = 0xBF.
8.1 Receive Holding Register (RHR)
The receiver section consists of the Receive Holding Register (RHR) and the Receive Shift Register (RSR). The RHR is actually a 64-byte FIFO. The RSR receives serial data from the RX terminal. The data is converted to parallel data and moved to the RHR. The receiver section is controlled by the Line Control Register. If the FIFO is disabled, location zero of the FIFO is used to store the characters.
8.2 Transmit Holding Register (THR)
The transmitter section consists of the Transmit Holding Register (THR) and the Transmit Shift Register (TSR). The THR is actually a 64-byte FIFO. The THR receives data and shifts it into the TSR, where it is converted to serial data and moved out on the TX terminal. If the FIFO is disabled, the FIFO is still used to store the byte. Characters are lost if overflow occurs.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
21 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.3 FIFO Control Register (FCR)
This is a write-only register that is used for enabling the FIFOs, clearing the FIFOs, setting transmitter and receiver trigger levels. Table 11 shows FIFO Control Register bit settings.
Table 11: Bit 7:6 FIFO Control Register bits description Symbol FCR[7] (MSB), FCR[6] (LSB) Description RX trigger. Sets the trigger level for the RX FIFO. 00 = 8 characters 01 = 16 characters 10 = 56 characters 11 = 60 characters 5:4 FCR[5] (MSB), FCR[4] (LSB) TX trigger. Sets the trigger level for the TX FIFO. 00 = 8 spaces 01 = 16 spaces 10 = 32 spaces 11 = 56 spaces FCR[5:4] can only be modified and enabled when EFR[4] is set. This is because the transmit trigger level is regarded as an enhanced function. 3 2 FCR[3] FCR[2] [1] reserved Reset TX FIFO. logic 0 = no FIFO transmit reset (normal default condition) logic 1 = clears the contents of the transmit FIFO and resets the FIFO level logic (the Transmit Shift Register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO. 1 FCR[1] [1] Reset RX FIFO logic 0 = no FIFO receive reset (normal default condition) logic 1 = clears the contents of the receive FIFO and resets the FIFO level logic (the Receive Shift Register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO. 0 FCR[0] FIFO enable logic 0 = disable the transmit and receive FIFO (normal default condition) logic 1 = enable the transmit and receive FIFO
[1] FIFO reset logic requires at least two XTAL1 clocks, therefore, they cannot be reset without the presence of the XTAL1 clock.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
22 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.4 Line Control Register (LCR)
This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR. Table 12 shows the Line Control Register bit settings.
Table 12: Bit 7 Line Control Register bits description Symbol LCR[7] Description Divisor latch enable. logic 0 = divisor latch disabled (normal default condition) logic 1 = divisor latch enabled 6 LCR[6] Break control bit. When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a logic 0 state). This condition exists until disabled by setting LCR[6] to a logic 0. logic 0 = no TX break condition (normal default condition) logic 1 = forces the transmitter output (TX) to a logic 0 to alert the communication terminal to a line break condition 5 LCR[5] Set parity. LCR[5] selects the forced parity format (if LCR[3] = 1). logic 0 = parity is not forced (normal default condition). LCR[5] = logic 1 and LCR[4] = logic 0: parity bit is forced to a logical 1 for the transmit and receive data. LCR[5] = logic 1 and LCR[4] = logic 1: parity bit is forced to a logical 0 for the transmit and receive data. 4 LCR[4] Parity type select. logic 0 = odd parity is generated (if LCR[3] = 1) logic 1 = even parity is generated (if LCR[3] = 1) 3 LCR[3] Parity enable. logic 0 = no parity (normal default condition) logic 1 = a parity bit is generated during transmission and the receiver checks for received parity 2 LCR[2] Number of Stop bits. Specifies the number of stop bits. 0 to 1 stop bit (word length = 5, 6, 7, 8) 1 to 1.5 stop bits (word length = 5) 1 = 2 stop bits (word length = 6, 7, 8) 1:0 LCR[1:0] Word length bits 1, 0. These two bits specify the word length to be transmitted or received (see Table 15).
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
23 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
LCR[5] parity selection LCR[4] X 0 1 0 1 LCR[3] 0 1 1 1 1 Parity selection no parity odd parity even parity forced parity `1' forced parity `0'
Table 13: LCR[5] X 0 0 1 1 Table 14: LCR[2] 0 1 1 Table 15: LCR[1] 0 0 1 1
LCR[2] stop bit length Word length (bits) 5, 6, 7, 8 5 6, 7, 8 LCR[1:0] word length LCR[0] 0 1 0 1 Word length (bits) 5 6 7 8 Stop bit length (bit times) 1 112 2
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
24 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.5 Line Status Register (LSR)
Table 16 shows the Line Status Register bit settings.
Table 16: Bit 7 Line Status Register bits description Symbol LSR[7] Description FIFO data error. logic 0 = no error (normal default condition) logic 1 = at least one parity error, framing error, or break indication is in the receiver FIFO. This bit is cleared when no more errors are present in the FIFO. 6 LSR[6] THR and TSR empty. This bit is the Transmit Empty indicator. logic 0 = transmitter hold and shift registers are not empty logic 1 = transmitter hold and shift registers are empty 5 LSR[5] THR empty. This bit is the Transmit Holding Register Empty indicator. logic 0 = Transmit Hold Register is not empty. logic 1 = Transmit Hold Register is empty. The host can now load up to 64 characters of data into the THR if the TX FIFO is enabled. 4 LSR[4] Break interrupt. logic 0 = no break condition (normal default condition). logic 1 = a break condition occurred and associated character is 00h (RX was LOW for one character time frame) 3 LSR[3] Framing error. logic 0 = no framing error in data being read from RX FIFO (normal default condition) logic 1 = framing error occurred in data being read from RX FIFO (received data did not have a valid stop bit) 2 LSR[2] Parity error. logic 0 = no parity error (normal default condition) logic 1 = parity error in data being read from RX FIFO 1 LSR[1] Overrun error. logic 0 = no overrun error (normal default condition) logic 1 = overrun error has occurred 0 LSR[0] Data in receiver. logic 0 = no data in receive FIFO (normal default condition) logic 1 = at least one character in the RX FIFO
When the LSR is read, LSR[4:2] reflect the error bits (BI, FE, PE) of the character at the top of the RX FIFO (next character to be read). Therefore, errors in a character are identified by reading the LSR and then reading the RHR. LSR[7] is set when there is an error anywhere in the RX FIFO, and is cleared only when there are no more errors remaining in the FIFO.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
25 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.6 Modem Control Register (MCR)
The MCR controls the interface with the mode, data set, or peripheral device that is emulating the modem. Table 17 shows Modem Control Register bit settings.
Table 17: Bit 7 Modem Control Register bits description Symbol MCR[7] [1] Description Clock divisor. logic 0 = divide-by-1 clock input logic 1 = divide-by-4 clock input 6 MCR[6] [1] IrDA mode enable. logic 0 = normal UART mode logic 1 = IrDA mode 5 MCR[5] [1] Xon Any. logic 0 = disable Xon Any function logic 1 = enable Xon Any function 4 MCR[4] Enable loopback. logic 0 = normal operating mode logic 1 = enable local Loopback mode (internal). In this mode the MCR[1:0] signals are looped back into MSR[4:5] and the TX output is looped back to the RX input internally. 3 2 MCR[3] MCR[2] reserved TCR and TLR enable. logic 0 = disable the TCR and TLR register logic 1 = enable the TCR and TLR register 1 MCR[1] RTS logic 0 = force RTS output to inactive (HIGH) logic 1 = force RTS output to active (LOW). In Loopback mode, controls MSR[4]. If Auto-RTS is enabled, the RTS output is controlled by hardware flow control. 0 MCR[0] DTR. If GPIO5 or GPIO1 is selected as DTR modem pin through IOControl register bit 1 or bit 2, the state of DTR pin can be controlled as below. Writing to IOState bit 5 or bit 1 will not have any effect on the DTR pin. logic 0 = force DTR output to inactive (HIGH) logic 1 = force DTR output to active (LOW)
[1] MCR[7:5] and MCR[2] can only be modified when EFR[4] is set, that is, EFR[4] is a write enable.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
26 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.7 Modem Status Register (MSR)
This 8-bit register provides information about the current state of the control lines from the modem, data set, or peripheral device to the host. It also indicates when a control input from the modem changes state. Table 18 shows Modem Status Register bit settings per channel.
Table 18: Bit 7 Modem Status Register bits description Symbol MSR[7] Description CD (active HIGH, logical 1). If GPIO6 or GPIO2 is selected as CD modem pin through IOControl register bit 1 or bit 2, the state of CD pin can be read from this bit. This bit is the complement of the CD input. Reading IOState bit 6 or bit 2 does not reflect the true state of CD pin. RI (active HIGH, logical 1). If GPIO7 or GPIO3 is selected as RI modem pin through IOControl register bit 1 or bit 2, the state of RI pin can be read from this bit. This bit is the complement of the RI input. Reading IOState bit 7 or bit 3 does not reflect the true state of RI pin. DSR (active HIGH, logical 1). If GPIO4 or GPIO0 is selected as DSR modem pin through IOControl register bit 1 or bit 2, the state of DSR pin can be read from this bit. This bit is the complement of the DSR input. Reading IOState bit 4 or bit 0 does not reflect the true state of DSR pin. CTS (active HIGH, logical 1). This bit is the complement of the CTS input. CD. Indicates that CD input has changed state. Cleared on a read. RI. Indicates that RI input has changed state from LOW to HIGH. Cleared on a read. DSR. Indicates that DSR input has changed state. Cleared on a read. CTS. Indicates that CTS input has changed state. Cleared on a read.
6
MSR[6]
5
MSR[5]
4 3 2 1 0
MSR[4] MSR[3] MSR[2] MSR[1] MSR[0]
Remark: The primary inputs RI, CD, CTS, DSR are all active LOW.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
27 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.8 Interrupt Enable Register (IER)
The Interrupt Enable Register (IER) enables each of the six types of interrupt, receiver error, RHR interrupt, THR interrupt, Modem Status, Xoff received, or CTS/RTS change of state from LOW to HIGH. The IRQ output signal is activated in response to interrupt generation. Table 19 shows Interrupt Enable Register bit settings.
Table 19: Bit 7 Interrupt Enable Register bits description Description CTS interrupt enable. logic 0 = disable the CTS interrupt (normal default condition) logic 1 = enable the CTS interrupt 6 IER[6] [1] RTS interrupt enable. logic 0 = disable the RTS interrupt (normal default condition) logic 1 = enable the RTS interrupt 5 IER[5] [1] Xoff interrupt. logic 0 = disable the Xoff interrupt (normal default condition) logic 1 = enable the Xoff interrupt 4 IER[4 [1]] Sleep mode. logic 0 = disable Sleep mode (normal default condition) logic 1 = enable Sleep mode. See Section 7.6 "Sleep mode" for details. 3 IER[3] Modem Status interrupt. logic 0 = disable the Modem Status Register interrupt (normal default condition) logic 1 = enable the Modem Status Register interrupt Remark: See IOControl register bit 1 or bit 2 (in Table 30) for the description of how to program the pins as modem pins. 2 IER[2] Receive Line Status interrupt. logic 0 = disable the receiver line status interrupt (normal default condition) logic 1 = enable the receiver line status interrupt 1 IER[1] Transmit Holding Register interrupt. logic 0 = disable the THR interrupt (normal default condition) logic 1 = enable the THR interrupt 0 IER[0] Receive Holding Register interrupt. logic 0 = disable the RHR interrupt (normal default condition) logic 1 = enable the RHR interrupt
[1] IER[7:4] can only be modified if EFR[4] is set, that is, EFR[4] is a write enable. Re-enabling IER[1] will not cause a new interrupt if the THR is below the threshold.
Symbol IER[7] [1]
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
28 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.9 Interrupt Identification Register (IIR)
The IIR is a read-only 8-bit register which provides the source of the interrupt in a prioritized manner. Table 20 shows Interrupt Identification Register bit settings.
Table 20: Bit 7:6 5:1 0 Interrupt Identification Register bits description Symbol IIR[7:6] IIR[5:1] IIR[0] Description Mirror the contents of FCR[0]. 5-bit encoded interrupt. See Table 21. Interrupt status. logic 0 = an interrupt is pending logic 1 = no interrupt is pending Table 21: Priority level 1 2 2 3 4 5 6 7 Interrupt source IIR[5] 0 0 0 0 0 1 0 1 IIR[4] 0 0 0 0 0 1 1 0 IIR[3] 0 1 0 0 0 0 0 0 IIR[2] 1 1 1 0 0 0 0 0 IIR[1] 1 0 0 1 0 0 0 0 IIR[0] 0 0 0 0 0 0 0 0 Source of the interrupt Receive Line Status error Receiver time-out interrupt RHR interrupt THR interrupt modem interrupt [1] input pin change of state [1] received Xoff signal/special character CTS, RTS change of state from active (LOW) to inactive (HIGH)
[1]
Modem interrupt status must be read via MSR register and GPIO interrupt status must be read via IOState register.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
29 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.10 Enhanced Features Register (EFR)
This 8-bit register enables or disables the enhanced features of the UART. Table 22 shows the Enhanced Features Register bit settings.
Table 22: Bit 7 Enhanced Features Register bits description Symbol EFR[7] Description CTS flow control enable. logic 0 = CTS flow control is disabled (normal default condition) logic 1 = CTS flow control is enabled. Transmission will stop when a HIGH signal is detected on the CTS pin. 6 EFR[6] RTS flow control enable. logic 0 = RTS flow control is disabled (normal default condition) logic 1 = RTS flow control is enabled. The RTS pin goes HIGH when the receiver FIFO halt trigger level TCR[3:0] is reached, and goes LOW when the receiver FIFO resume transmission trigger level TCR[7:4] is reached. 5 EFR[5] Special character detect. logic 0 = special character detect disabled (normal default condition) logic 1 = special character detect enabled. Received data is compared with Xoff2 data. If a match occurs, the received data is transferred to FIFO and IIR[4] is set to a logical 1 to indicate a special character has been detected. 4 EFR[4] Enhanced functions enable bit. logic 0 = disables enhanced functions and writing to IER[7:4], FCR[5:4], MCR[7:5]. logic 1 = enables the enhanced function IER[7:4], FCR[5:4], and MCR[7:5] so that they can be modified. 3:0 EFR[3:0] Combinations of software flow control can be selected by programming these bits. See Table 3 "Software flow control options (EFR[3:0])".
8.11 Division registers (DLL, DLH)
These are two 8-bit registers which store the 16-bit divisor for generation of the baud clock in the baud rate generator. DLH stores the most significant part of the divisor. DLL stores the least significant part of the divisor. Note that DLL and DLH can only be written to before Sleep mode is enabled (before IER[4] is set).
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
30 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.12 Transmission Control Register (TCR)
This 8-bit register is used to store the RX FIFO threshold levels to stop/start transmission during hardware/software flow control. Table 23 shows Transmission Control Register bit settings.
Table 23: Bit 7:4 3:0 Transmission Control Register bits description Symbol TCR[7:4] TCR[3:0] Description RX FIFO trigger level to resume RX FIFO trigger level to halt transmission
TCR trigger levels are available from 0 bytes to 60 characters with a granularity of four. Remark: TCR can only be written to when EFR[4] = 1 and MCR[2] = 1. The programmer must program the TCR such that TCR[3:0] > TCR[7:4]. There is no built-in hardware check to make sure this condition is met. Also, the TCR must be programmed with this condition before Auto-RTS or software flow control is enabled to avoid spurious operation of the device.
8.13 Trigger Level Register (TLR)
This 8-bit register is used to store the transmit and received FIFO trigger levels used for interrupt generation. Trigger levels from 4 to 60 can be programmed with a granularity of four. Table 24 shows Trigger Level Register bit settings.
Table 24: Bit 7:4 3:0 Trigger Level Register bits description Symbol TLR[7:4] TLR[3:0] Description RX FIFO trigger levels (4 to 60), number of characters available TX FIFO trigger levels (4 to 60), number of spaces available
Remark: TLR can only be written to when EFR[4] = 1 and MCR[2] = 1. If TLR[3:0] or TLR[7:4] are logical 0, the selectable trigger levels via the FIFO Control Register (FCR) are used for the transmit and receive FIFO trigger levels. Trigger levels from 4 characters to 60 characters are available with a granularity of four. The TLR should be programmed for N4, where N is the desired trigger level. When the trigger level setting in TLR is zero, the SC16IS752/SC16IS762 uses the trigger level setting defined in FCR. If TLR has non-zero trigger level value, the trigger level defined in FCR is discarded. This applies to both transmit FIFO and receive FIFO trigger level setting. When TLR is used for RX trigger level control, FCR[7:6] should be left at the default state `00'.
8.14 Transmitter FIFO Level register (TXLVL)
This register is a read-only register. It reports the number of spaces available in the transmit FIFO.
Table 25: Bit 7 6:0
9397 750 14333
Transmitter FIFO Level register bits description Symbol TXLVL[6:0] Description not used; set to zeros number of spaces available in TXFIFO, from 0 (0x00) to 64 (0x40)
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
31 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.15 Receiver FIFO Level register (RXLVL)
This register is a read-only register, it reports the fill level of the receive FIFO, that is, the number of characters in the RXFIFO.
Table 26: Bit 7 6:0 Receiver FIFO Level register bits description Symbol RXLVL[6:0] Description not used; set to zeros number of characters stored in RXFIFO, from 0 (0x00) to 64 (0x40)
8.16 Programmable I/O pins Direction register (IODir)
This register is used to program the I/O pins direction. Bit 0 to bit 7 controls GPIO0 to GPIO7.
Table 27: Bit 7:0 IODir register bits description Symbol IODir Description Set GPIO pins [7:0] to input or output. 0 = input 1 = output
8.17 Programmable I/O pins State register (IOState)
When `read', this register returns the actual state of all I/O pins. When `write', each register bit will be transferred to the corresponding I/O pin programmed as output.
Table 28: Bit 7:0 IOState register bits description Symbol IOState Description Write this register: set the logic level on the output pins 0 = set output pin to zero 1 = set output pin to one Read this register: return states of all pins
8.18 I/O Interrupt Enable register (IOIntEna)
This register enables the interrupt due to a change in the I/O configured as inputs. If GPIO[7:4] or GPIO[3:0] are programmed as modem pins, their interrupt generation must be enabled via IER[3]. In this case, IOIntEna will have no effect on GPIO[7:4] or GPIO[3:0].
Table 29: Bit 7:0 IOIntEna register bits description Symbol IOIntEna Description Input interrupt enable. 0 = a change in the input pin will not generate an interrupt 1 = a change in the input will generate an interrupt
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
32 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.19 I/O Control register (IOControl)
Table 30: Bit 7:4 3 2 IOControl register bits description Symbol reserved SRESET GPIO[3:0] or RIB, CDB, DTRB, DSRB GPIO[7:4] or RIA, CDA, DTRA, DSRA IOLATCH Description These bits are reserved for future use. Software Reset. A write to this bit will reset the device. Once the device is reset this bit is automatically set to `0'. This bit programs GPIO[3:0] as I/O pins or as modem's pins. 0 = I/O pins 1 = GPIO[3:0] emulate RIB, CDB, DTRB, DSRB This bit programs GPIO[7:4] as I/O pins or as modem's pins. 0 = I/O pins 1 = GPIO[7:4] emulate RIA, CDA, DTRA, DSRA Enable/disable inputs latching. 0 = input value are not latched. A change in any input generates an interrupt. A read of the input register clears the interrupt. If the input goes back to its initial logic state before the input register is read, then the interrupt is cleared. 1 = input values are latched. A change in the input generates an interrupt and the input logic value is loaded in the bit of the corresponding input state register (IOState). A read of the IOState register clears the interrupt. If the input pin goes back to its initial logic state before the interrupt register is read, then the interrupt is not cleared and the corresponding bit of the IOState register keeps the logic value that initiates the interrupt.
1
0
Remark: As I/O pins, the direction, state, and interrupt enable of GPIO are controlled by the following registers: IODir, IOState, IOIntEna, and IOControl. The state of CD, RI, DSR pins will not be reflected in MSR[7:5] or MSR[3:1], and any change of state on these three pins will not trigger a modem status interrupt (even if enabled via IER[3]), and the state of the DTR pin cannot be controlled by MCR[0]. As modem CD, RI, DSR pins, the status at the input of these three pins can be read from MSR[7:5] and MSR[3:1], and the state of the DTR pin can be controlled by MCR[0]. Also, if modem status interrupt bit is enabled, IER[3], a change of state on RI, CD, DSR pins will trigger a modem interrupt. The IODir, IOState, and IOIntEna registers will not have any effect on these three pins.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
33 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.20 Extra Features Control Register (EFCR)
Table 31: Bit 7 Extra Features Control Register bits description Symbol IRDA MODE Description IrDA mode. 0 = IrDA SIR, 316 pulse ratio, data rate up to 115.2 kbit/s 1 = IrDA SIR, 14 pulse ratio, data rate up to 1.152 Mbit/s [1] 6 5 RTSINVER reserved Invert RTS signal in RS-485 mode. 0: RTS = 0 during transmission and RTS = 1 during reception 1: RTS = 1 during transmission and RTS = 0 during reception 4 RTSCON Enable the transmitter to control the RTS pin. 0: transmitter does not control RTS pin 1: transmitter controls RTS pin 3 2 TXDISABLE reserved Disable transmitter. UART does not send serial data out on the transmit pin, but the transmit FIFO will continue to receive data from host until full. Any data in the TSR will be sent out before the transmitter goes into disable state. 0: transmitter is enabled 1: transmitter is disabled 1 RXDISABLE Disable receiver. UART will stop receiving data immediately once this bit is set to 1, and any data in the TSR will be sent to the receive FIFO. User is advised not to set this bit during receiving. 0: receiver is enabled 1: receiver is disabled 0 9-BIT MODE Enable 9-bit or Multidrop mode (RS-485). 0: normal RS-232 mode 1: enables RS-485 mode
[1] For SC16IS762 only.
9. RS-485 features
9.1 Auto RS-485 RTS control
Normally the RTS pin is controlled by MCR bit 1, or if hardware flow control is enabled, the logic state of the RTS pin is controlled by the hardware flow control circuitry. EFCR register bit 4 will take the precedence over the other two modes; once this bit is set, the transmitter will control the state of the RTS pin. The transmitter automatically asserts the RTS pin (logic 0) once the host writes data to the transmit FIFO, and deasserts RTS pin (logic 1) once the last bit of the data has been transmitted. To use the auto RS-485 RTS mode the software would have to disable the hardware flow control function.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
34 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
9.2 RS-485 RTS output inversion
EFCR bit 5 reverses the polarity of the RTS pin if the UART is in auto RS-485 RTS mode. When the transmitter has data to be sent it deasserts the RTS pin (logic 1), and when the last bit of the data has been sent out the transmitter asserts the RTS pin (logic 0).
9.3 Auto RS-485
EFCR bit 0 is used to enable the RS-485 mode (multidrop or 9-bit mode). In this mode of operation, a `master' station transmits an address character followed by data characters for the addressed `slave' stations. The slave stations examine the received data and interrupt the controller if the received character is an address character (parity bit = 1). To use the auto RS-485 RTS mode the software would have to disable the hardware flow control function.
9.3.1 Normal multidrop mode
The 9-bit mode in EFCR (bit 0) is enabled, but not Special Character Detect (EFR bit 5). The receiver is set to Force Parity 0 (LCR[5:3] = 111) in order to detect address bytes. With the receiver initially disabled, it ignores all the data bytes (parity bit = 0) until an address byte is received (parity bit = 1). This address byte will cause the UART to set the parity error. The UART will generate a line status interrupt (IER bit 2 must be set to `1' at this time), and at the same time puts this address byte in the RXFIFO. After the controller examines the byte it must make a decision whether or not to enable the receiver; it should enable the receiver if the address byte addresses its ID address, and must not enable the receiver if the address byte does not address its ID address. If the controller enables the receiver, the receiver will receive the subsequent data until being disabled by the controller after the controller has received a complete message from the `master' station. If the controller does not disable the receiver after receiving a message from the `master' station, the receiver will generate a parity error upon receiving another address byte. The controller then determines if the address byte addresses its ID address, if it is not, the controller then can disable the receiver. If the address byte addresses the `slave' ID address, the controller take no further action; the receiver will receive the subsequent data.
9.3.2 Auto address detection
If Special Character Detect is enabled (EFR[5] is set and XOFF2 contains the address byte) the receiver will try to detect an address byte that matches the programmed character in XOFF2. If the received byte is a data byte or an address byte that does not match the programmed character in XOFF2, the receiver will discard these data. Upon receiving an address byte that matches the XOFF2 character, the receiver will be automatically enabled if not already enabled, and the address character is pushed into the RXFIFO along with the parity bit (in place of the parity error bit). The receiver also generates a line status interrupt (IER bit 2 must be set to 1 at this time). The receiver will then receive the subsequent data from the `master' station until being disabled by the controller after having received a message from the `master' station. If another address byte is received and this address byte does not match XOFF2 character, the receiver will be automatically disabled and the address byte is ignored. If the address byte matches XOFF2 character, the receiver will put this byte in the RXFIFO along with the parity bit in the parity error bit (LSR[2]).
9397 750 14333 (c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
35 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
10. I2C-bus operation
The two lines of the I2C-bus are a serial data line (SDA) and a serial clock line (SCL). Both lines are connected to a positive supply via a pull-up resistor, and remain HIGH when the bus is not busy. Each device is recognized by a unique address whether it is a microcomputer, LCD driver, memory or keyboard interface and can operate as either a transmitter or receiver, depending on the function of the device. A device generating a message or data is a transmitter, and a device receiving the message or data is a receiver. Obviously, a passive function like an LCD driver could only be a receiver, while a microcontroller or a memory can both transmit and receive data.
10.1 Data transfers
One data bit is transferred during each clock pulse (see Figure 12). The data on the SDA line must remain stable during the HIGH period of the clock pulse in order to be valid. Changes in the data line at this time will be interpreted as control signals. A HIGH-to-LOW transition of the data line (SDA) while the clock signal (SCL) is HIGH indicates a START condition, and a LOW-to-HIGH transition of the SDA while SCL is HIGH defines a STOP condition (see Figure 13). The bus is considered to be busy after the START condition and free again at a certain time interval after the STOP condition. The START and STOP conditions are always generated by the master.
SDA
SCL data line stable; data valid change of data allowed
mba607
Fig 12. Bit transfer on the I2C-bus
SDA
SDA
SCL S START condition P STOP condition
SCL
mba608
Fig 13. START and STOP conditions
The number of data bytes transferred between the START and STOP condition from transmitter to receiver is not limited. Each byte, which must be eight bits long, is transferred serially with the most significant bit first, and is followed by an acknowledge bit. (see Figure 14). The clock pulse related to the acknowledge bit is generated by the master. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, while the transmitting device releases this pulse (see Figure 15).
9397 750 14333 (c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
36 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
acknowledgement signal from receiver SDA MSB
SCL
S START condition
0
1
6
7
8 ACK
0
1
2 to 7
8 ACK
P STOP condition
002aab012
byte complete, interrupt within receiver
clock line held LOW while interrupt is serviced
Fig 14. Data transfer on the I2C-bus
data output by transmitter
transmitter stays off of the bus during the acknowledge clock
data output by receiver
acknowledgement signal from receiver
SCL from master
S START condition
0
1
6
7
8
002aab013
Fig 15. Acknowledge on the I2C-bus
A slave receiver must generate an acknowledge after the reception of each byte, and a master must generate one after the reception of each byte clocked out of the slave transmitter. When designing a system, it is necessary to take into account cases when acknowledge is not received. This happens, for example, when the addressed device is busy in a real-time operation. In such a case the master, after an appropriate `time-out', should abort the transfer by generating a STOP condition, allowing other transfers to take place. These `other transfers' could be initiated by other masters in a multimaster system, or by this same master. There are two exceptions to the `acknowledge after every byte' rule. The first occurs when a master is a receiver: it must signal an end of data to the transmitter by not signalling an acknowledge on the last byte that has been clocked out of the slave. The acknowledge related clock generated by the master should still take place, but the SDA line will not be pulled down. In order to indicate that this is an active and intentional lack of acknowledgement, we shall term this special condition as a `negative acknowledge'. The second exception is that a slave will send a negative acknowledge when it can no longer accept additional data bytes. This occurs after an attempted transfer that cannot be accepted.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
37 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
10.2 Addressing and transfer formats
Each device on the bus has its own unique address. Before any data is transmitted on the bus, the master transmits on the bus the address of the slave to be accessed for this transaction. A well-behaved slave with a matching address, if it exists on the network, should of course acknowledge the master's addressing. The addressing is done by the first byte transmitted by the master after the START condition. An address on the network is seven bits long, appearing as the most significant bits of the address byte. The last bit is a direction (R/W) bit. A zero indicates that the master is transmitting (`write') and a one indicates that the master requests data (`read'). A complete data transfer, comprised of an address byte indicating a `write' and two data bytes is shown in Figure 16.
SDA
SCL
S START condition
0 to 6 address
7 R/W
8 ACK
0 to 6 data
7
8 ACK
0 to 6 data
7
8 ACK
P STOP condition
002aab046
Fig 16. A complete data transfer
When an address is sent, each device in the system compares the first seven bits after the START with its own address. If there is a match, the device will consider itself addressed by the master, and will send an acknowledge. The device could also determine if in this transaction it is assigned the role of a slave receiver or slave transmitter, depending on the R/W bit. Each node of the I2C-bus network has a unique seven-bit address. The address of a microcontroller is of course fully programmable, while peripheral devices usually have fixed and programmable address portions. When the master is communicating with one device only, data transfers follow the format of Figure 16, where the R/W bit could indicate either direction. After completing the transfer and issuing a STOP condition, if a master would like to address some other device on the network, it could start another transaction by issuing a new START. Another way for a master to communicate with several different devices would be by using a `Repeated START'. After the last byte of the transaction was transferred, including its acknowledge (or negative acknowledge), the master issues another START, followed by address byte and data--without effecting a STOP. The master may communicate with a number of different devices, combining `reads' and `writes'. After the last transfer takes place, the master issues a STOP and releases the bus. Possible data formats are demonstrated in Figure 17. Note that the repeated START allows for both change of a slave and a change of direction, without releasing the bus. We shall see later on that the change of direction feature can come in handy even when dealing with a single device.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
38 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
In a single master system, the `Repeated START' mechanism may be more efficient than terminating each transfer with a STOP and starting again. In a multimaster environment, the determination of which format is more efficient could be more complicated, as when a master is using repeated STARTs occupies the bus for a long time, and thus preventing other devices from initiating transfers.
data transferred (n bytes + acknowledge) master write: S SLAVE ADDRESS W A DATA A DATA A P
START condition
write
acknowledge
acknowledge
acknowledge STOP condition
data transferred (n bytes + acknowledge) master read: S SLAVE ADDRESS R A DATA A DATA NA P
START condition
read
acknowledge
acknowledge
not acknowledge STOP condition
data transferred (n bytes + acknowledge) combined formats: S SLAVE ADDRESS R/W A DATA A Sr SLAVE ADDRESS R/W A
data transferred (n bytes + acknowledge) DATA A P
START condition
read or write
acknowledge
acknowledge
repeated START condition
read or write
acknowledge
acknowledge STOP condition
002aab458
direction of transfer may change at this point
Fig 17. I2C-bus data formats
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
39 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
10.3 Addressing
Before any data is transmitted or received, the master must send the address of the receiver via the SDA line. The first byte after the START condition carries the address of the slave device and the read/write bit. Table 32 shows how the SC16IS752/SC16IS762's address can be selected by using A1 and A0 pins. For example, if these 2 pins are connected to VDD, then the SC16IS752/SC16IS762's address is set to 0x90, and the master communicates with it through this address.
Table 32: A1 VDD VDD VDD VDD VSS VSS VSS VSS SCL SCL SCL SCL SDA SDA SDA SDA
[1]
SC16IS752/SC16IS762 address map A0 VDD VSS SCL SDA VDD VSS SCL SDA VDD VSS SCL SDA VDD VSS SCL SDA SC16IS752/SC16IS762 I2C address (hex) [1] 0x90 (1001 000X) 0x92 (1001 001X) 0x94 (1001 010X) 0x96 (1001 011X) 0x98 (1001 100X) 0x9A (1001 101X) 0x9C (1001 110X) 0x9E (1001 111X) 0xA0 (1010 000X) 0xA2 (1010 001X) 0xA4 (1010 010X) 0xA6 (1010 011X) 0xA8 (1010 100X) 0xAA (1010 101X) 0xAC (1010 110X) 0xAE (1010 111X)
X = logic 0 for write cycle; X = logic 1 for read cycle.
10.4 Use of sub-addresses
When a master communicates with the SC16IS752/SC16IS762 it must send a sub-address in the byte following the slave address byte. This sub-address is the internal address of the word the master wants to access for a single byte transfer, or the beginning of a sequence of locations for a multi-byte transfer. A sub-address is an 8-bit byte. Unlike the device address, it does not contain a direction (R/W) bit, and like any byte transferred on the bus it must be followed by an acknowledge. A register write cycle is shown in Figure 18. The START is followed by a slave address byte with the direction bit set to `write', a sub-address byte, a number of data bytes, and a STOP signal. The sub-address indicates which register the master wants to access. and the data bytes which follow will be written one after the other to the sub-address location.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
40 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
S
SLAVE ADDRESS
W
A
REGISTER ADDRESS
A
nDATA
A
P
002aab047
White block: host to SC16IS752/SC16IS762 Grey block: SC16IS752/SC16IS762 to host
Fig 18. Master writes to slave
The register read cycle (see Figure 19) commences in a similar manner, with the master sending a slave address with the direction bit set to WRITE with a following sub-address. Then, in order to reverse the direction of the transfer, the master issues a Repeated START followed again by the device address, but this time with the direction bit set to READ. The data bytes starting at the internal sub-address will be clocked out of the device, each followed by a master-generated acknowledge. The last byte of the read cycle will be followed by a negative acknowledge, signalling the end of transfer. The cycle is terminated by a STOP signal.
S
SLAVE ADDRESS
W
A
REGISTER ADDRESS
A
S
SLAVE ADDRESS
R
A
nDATA
A
LAST DATA
NA
P
002aab048
White block: host to SC16IS752/SC16IS762 Grey block: SC16IS752/SC16IS762 to host
Fig 19. Master read from slave Table 33: Bit 7 6:3 2:1 Register address byte (I2C) Name A[3:0] CH1, CH0 Function not used UART's internal register select Channel select. 00 = channel A 01 = channel B 10 = reserved 11 = reserved 0 not used
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
41 of 59
xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
Product data sheet Rev. 01 -- 4 January 2006
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved. 9397 750 14333
11. SPI operation
Philips Semiconductors
SCLK SO R/W A3 A2 A1 A0 CH1 CH0 X D7 D6 D5 D4 D3 D2 D1 D0
002aab433
R/W = 0; A[3:0] = register address; CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
a. Register write
SCLK SO SI R/W A3 A2 A1 A0 CH1 CH0 X D7 D6 D5 D4 D3 D2 D1 D0
002aab434
R/W = 1; A[3:0] = register address; CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
b. Register read
SCLK SO R/W A3 A2 A1 A0 CH1 CH0 X D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 last bit
002aab435
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
SC16IS752/SC16IS762
R/W = 0; A[3:0] = 0000; CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
c. FIFO write cycle
SCLK SI SO R/W A3 A2 A1 A0 CH1 CH0 X D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 last bit
002aab436
R/W = 1; A[3:0] = 0000; CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
d. FIFO read cycle Fig 20. SPI operation
42 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Register address byte (SPI) Name R/W Function Read/write. 1 = read from UART 0 = write to UART
Table 34: Bit 7
6:3 2:1
A[3:0] CH1, CH0
UART's internal register select Channel select. 00 = channel A 01 = channel B 10 = reserved 11 = reserved
0
-
not used
12. Limiting values
Table 35: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol VDD VI II IO Ptot P/out Tamb Tstg
[1]
Parameter supply voltage input voltage input current output current total power dissipation power dissipation per output ambient temperature storage temperature
Conditions any input any input any output
Min -0.3 -0.3 -10 -10 -
Max +4.6 +5.5 [1] +10 +10 300 50 +85 +150
Unit V V mA mA mW mW C C
operating
-40 -65
5.5 V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 4.6 V steady state voltage tolerance on inputs and outputs when no supply voltage is present.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
43 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
13. Static characteristics
Table 36: Static characteristics VDD = (2.5 V 0.2 V) or (3.3 V 0.3 V); Tamb = -40 C to +85 C; unless otherwise specified. Symbol Supplies VDD IDD VIH VIL IL Ci VOH VOL Co VIH VIL VOH VOL IL Co VOL Co I2C-bus VIH VIL VOL IL Co supply voltage supply current HIGH-state input voltage LOW-state input voltage leakage current input capacitance HIGH-state output voltage LOW-state output voltage output capacitance HIGH-state input voltage LOW-state input voltage HIGH-state output voltage LOW-state output voltage leakage current output capacitance LOW-state output voltage output capacitance input/output SDA HIGH-state input voltage LOW-state input voltage LOW-state output voltage leakage current output capacitance IOL = 1.6 mA IOL = 4 mA input; VI = 0 V or 5.5 V [1] 1.6 5.5 [1] 0.6 0.4 10 7 2.0 5.5 [1] 0.8 0.4 10 7 V V V V A pF IOL = 1.6 mA IOL = 4 mA IOH = -400 A IOH = -4 mA IOL = 1.6 mA IOL = 4 mA input; VI = 0 V or 5.5 V [1] IOH = -400 A IOH = -4 mA IOL = 1.6 mA IOL = 4 mA Inputs/outputs GPIO0 to GPIO7 1.6 1.85 5.5 [1] 0.6 0.4 1 4 0.4 4 2.0 2.4 5.5 [1] 0.8 0.4 1 4 0.4 4 V V V V V V A pF V V pF input; VI = 0 V or 5.5 V [1] operating; no load 2.3 1.6 1.85 2.7 6.0 5.5 [1] 0.6 1 3 0.4 4 3.0 2.0 2.4 3.6 6.0 5.5 [1] 0.8 1 3 0.4 4 V mA V V A pF V V V V pF Parameter Conditions VDD = 2.5 V Min Max VDD = 3.3 V Min Max Unit
Inputs I2C/SPI, RX, CTS
Outputs TX, RTS, SO
Output IRQ
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
44 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Table 36: Static characteristics ...continued VDD = (2.5 V 0.2 V) or (3.3 V 0.3 V); Tamb = -40 C to +85 C; unless otherwise specified. Symbol I2C-bus VIH VIL IL Ci VIH VIL IL Ci IDD(sleep)
[1] [2]
Parameter inputs SCL, CS/A0, SI/A1 HIGH-state input voltage LOW-state input voltage leakage current input capacitance XTAL1 [2] HIGH-state input voltage LOW-state input voltage leakage current input capacitance Sleep mode supply current
Conditions
VDD = 2.5 V Min 1.6 Max 5.5 [1] 0.6 10 7 5.5 [1] 0.45 +30 3 30
VDD = 3.3 V Min 2.0 2.4 -30 Max 5.5 [1] 0.8 10 7 5.5 [1] 0.6 +30 3 30
Unit
V V A pF V V A pF A
input; VI = 0 V or 5.5
V [1]
1.8 -
Clock input
input; VI = 0 V or 5.5
V [1]
-30 -
Sleep current inputs are at VDD or ground -
5.5 V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 3.8 V steady state voltage tolerance on inputs and outputs when no supply voltage is present. XTAL2 should be left open when XTAL1 is driven by an external clock.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
45 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
14. Dynamic characteristics
Table 37: I2C-bus timing specifications All the timing limits are valid within the operating supply voltage, ambient temperature range and output load; VDD = (2.5 V 0.2 V) or (3.3 V 0.3 V); Tamb = -40 C to +85 C; and refer to VIL and VIH with an input voltage of VSS to VDD. All output load = 25 pF, except SDA output load = 400 pF. Symbol Parameter Conditions Standard mode I2C-bus Min fSCL tBUF tHD;STA tSU;STA tSU;STO tHD;DAT tVD;ACK tVD;DAT tSU;DAT tLOW tHIGH tf tr tSP td1 td2 td3 td4 td5 td6 td7 td8 td15
[1] [2] [3]
Fast mode I2C-bus Min 0 1.3 0.6 0.6 0.6 0 150 1.3 0.6 0.5 0.2 0.2 0.2 0.2 0.2 0.2 0.5 3 Max 400 0.6 0.6 300 300 50 -
Unit
Max 100 0.6 0.6 300 1000 50 -
SCL clock frequency bus free time between STOP condition and START condition START condition hold time START condition set-up time STOP condition set-up time data hold time data valid acknowledge time data valid time data set-up time SCL LOW time SCL HIGH time fall time SDA and SCL rise time SDA and SCL pulse width of spikes which must be suppressed by the input filter I2C-bus GPIO output valid time I2C-bus modem input interrupt valid time I2C-bus modem input interrupt clear time I2C input pin interrupt valid time I2C input pin interrupt clear time I2C-bus receive interrupt valid time I2C-bus receive interrupt clear time I2C-bus transmit interrupt clear time SCL delay after reset SCL LOW to data out valid
[1]
0 4.7 4.0 4.7 4.7 0 250 4.7 4.0 0.5 0.2 0.2 0.2 0.2 0.2 0.2 1.0
kHz s s s s ns s ns ns s s ns ns ns s s s s s s s s s
[3]
3
Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if SDA is held LOW for a minimum of 25 ms. A detailed description of the I2C-bus specification, with applications, is given in brochure "The I2C-bus and how to use it". This brochure may be ordered using the code 9398 393 40011. 2 X1 clocks or 3 s, whichever is less.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
46 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
RESET td15 SCL
002aab437
Fig 21. SCL delay after reset
protocol
START condition (S) tSU;STA
bit 7 MSB (A7) tLOW tHIGH
bit 6 (A6)
bit 0 LSB (R/W)
acknowledge (A)
STOP condition (P)
1/f
SCL
SCL tBUF tr tf tSP
SDA
tHD;STA
tSU;DAT
tHD;DAT
tVD;DAT
tVD;ACK
tSU;STO
002aab489
Rise and fall times refer to VIL and VIH.
Fig 22. I2C-bus timing diagram
SDA
SLAVE ADDRESS
W
A
A IOSTATE REG.
A
DATA td1
A
GPIOn
002aab255
Fig 23. Write to output
ACK to master
SDA
SLAVE ADDRESS
W
A
A MSR REGISTER
A
S
SLAVE ADDRESS
R
A
DATA
A
IRQ td2 MODEM pin td3
002aab256
Fig 24. Modem input pin interrupt
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
47 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
ACK from slave
ACK from slave
ACK from master
SDA
SLAVE ADDRESS
W
A
A IOSTATE REG.
A
S
SLAVE ADDRESS
R
A
DATA
A
P
IRQ td4 GPIOn td5
002aab257
Fig 25. GPIO pin interrupt
start bit
stop bit
next start bit
RX
D0
D1
D2
D3
D4
D5
D6
D7 td6
IRQ
002aab258
Fig 26. Receive interrupt
SDA
SLAVE ADDRESS
W
A
A
RHR
A
S
SLAVE ADDRESS
R
A
DATA
A
P
IRQ td7
002aab259
Fig 27. Receive interrupt clear
SDA
SLAVE ADDRESS
W
A
ATHR REGISTER
A
DATA
A
IRQ td8
002aab260
Fig 28. Transmit interrupt clear
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
48 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Table 38: fXTAL dynamic characteristics VDD = (2.5 V 0.2 V) or (3.3 V 0.3 V); Tamb = -40 C to +85 C Symbol tw1, tw2 fXTAL
[1] [2]
Parameter clock pulse duration oscillator/clock frequency
Conditions
VDD = 2.5 V Min 10
[1] [2]
VDD = 3.3 V Min 6 Max 80
Unit ns MHz
Max 48
-
Applies to external clock, crystal oscillator max. 24 MHz.
1 f XTAL = ------t w3
tw2 EXTERNAL CLOCK tw3
tw1
002aac020
1 f XTAL = ------t w3 Fig 29. External clock timing
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
49 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Table 39: SPI-bus timing specifications All the timing limits are valid within the operating supply voltage, ambient temperature range and output load; VDD = (2.5 V 0.2 V) or (3.3 V 0.3 V); Tamb = -40 C to +85 C; and refer to VIL and VIH with an input voltage of VSS to VDD. All output load = 25 pF, unless otherwise specified. Symbol tTR tCSS tCSH tDO tDS tDH tCP tCH tCL tCSW td9 td10 td11 td12 td13 td14 Parameter CS HIGH to SO 3-state CS to SCLK setup time CS to SCLK hold time SCLK fall to SO valid delay time SI to SCLK setup time SI to SCLK hold time SCLK period SCLK HIGH time SCLK LOW time CS HIGH pulse width SPI output data valid time SPI modem output data valid time SPI transmit interrupt clear time SPI modem input interrupt clear time SPI interrupt clear time SPI receive interrupt clear time tCL + tCH CL = 100 pF Conditions CL = 100 pF 100 20 10 10 83 30 30 200 200 200 200 200 200 200 VDD = 2.5 V Min 25 Max 100 100 20 10 10 67 25 25 200 200 200 200 200 200 200 VDD = 3.3 V Min 20 Max 100 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Unit
CS tCSH tCL tCH tCSW
tCSS
tCSH
SCLK tDH tDS SI tDO SO
002aab066
tTR
Fig 30. Detailed SPI-bus timing
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
50 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
CS SCLK SI GPIOx
002aab438
R/W
A3
A2
A1
A0
CH1 CH0
X
D7
D6
D5
D4
D3
D2
D1
D0 td9
R/W = 0; A[3:0] = IOState (0x0B); CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
Fig 31. SPI write IOState to GPIO switch
CS SCLK SI DTR (GPIO5)
002aab439
R/W
A3
A2
A1
A0
CH1 CH0
X
D7
D6
D5
D4
D3
D2
D1
D0 td10
R/W = 0; A[3:0] = MCR (0x04); CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
Fig 32. SPI write MCR to DTR output switch
CS SCLK SI SO td11 IRQ
002aab440
R/W
A3
A2
A1
A0
CH1 CH0
X
D7
D6
D5
D4
D3
D2
D1
D0
R/W = 0; A[3:0] = THR (0x00); CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
Fig 33. SPI write THR to clear TX INT
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
51 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
CS SCLK SI SO td12 IRQ
002aab441
R/W
A3
A2
A1
A0
CH1 CH0
X D7 D6 D5 D4 D3 D2 D1 D0
R/W = 1; A[3:0] = MSR (0x06); CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
Fig 34. Read MSR to clear modem INT
CS SCLK SI SO td13 IRQ
002aab442
R/W
A3
A2
A1
A0
CH1 CH0
X D7 D6 D5 D4 D3 D2 D1 D0
R/W = 1; A[3:0] = IOState (0x0B); CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
Fig 35. Read IOState to clear GPIO INT
CS SCLK SI SO td14 IRQ
002aab443
R/W
A3
A2
A1
A0
CH1 CH0
X D7 D6 D5 D4 D3 D2 D1 D0
R/W = 1; A[3:0] = RHR (0x00); CH[1:0] = 00 for channel A, CH[1:0] = 01 for channel B
Fig 36. Read RHR to clear RX INT
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
52 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
15. Package outline
HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm
SOT617-3
D
B
A
terminal 1 index area
A E A1 c
detail X
C e1 e 9 L 8 17 e
1/2 e
b 16
vMCAB wM C
y1 C
y
Eh
1/2 e
e2
1 terminal 1 index area 32 Dh 0 DIMENSIONS (mm are the original dimensions) UNIT mm A(1) max. 1 A1 0.05 0.00 b 0.30 0.18 c 0.2 D (1) 5.1 4.9 Dh 3.75 3.45 E (1) 5.1 4.9 Eh 3.75 3.45 25
24
X
2.5 scale e 0.5 e1 3.5 e2 3.5 L 0.5 0.3
5 mm
v 0.1
w 0.05
y 0.05
y1 0.1
Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION SOT617-3 REFERENCES IEC --JEDEC MO-220 JEITA --EUROPEAN PROJECTION ISSUE DATE 02-04-18 02-10-22
Fig 37. Package outline SOT617-3 (HVQFN32)
9397 750 14333 (c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
53 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm
SOT361-1
D
E
A
X
c y HE vMA
Z
28
15
Q A2 pin 1 index A1 (A 3) A
Lp L detail X
1
e bp
14
wM
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.1 A1 0.15 0.05 A2 0.95 0.80 A3 0.25 bp 0.30 0.19 c 0.2 0.1 D (1) 9.8 9.6 E (2) 4.5 4.3 e 0.65 HE 6.6 6.2 L 1 Lp 0.75 0.50 Q 0.4 0.3 v 0.2 w 0.13 y 0.1 Z (1) 0.8 0.5 8 o 0
o
Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT361-1 REFERENCES IEC JEDEC MO-153 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19
Fig 38. Package outline SOT361-1 (TSSOP28)
9397 750 14333 (c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
54 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
16. Handling information
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".
17. Soldering
17.1 Introduction to soldering surface mount packages
This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398 652 90011). There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.
17.2 Reflow soldering
Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing. Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method. Typical reflow peak temperatures range from 215 C to 270 C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:
* below 225 C (SnPb process) or below 245 C (Pb-free process)
- for all BGA, HTSSON..T and SSOP..T packages - for packages with a thickness 2.5 mm - for packages with a thickness < 2.5 mm and a volume 350 mm3 so called thick/large packages.
* below 240 C (SnPb process) or below 260 C (Pb-free process) for packages with a
thickness < 2.5 mm and a volume < 350 mm3 so called small/thin packages. Moisture sensitivity precautions, as indicated on packing, must be respected at all times.
17.3 Wave soldering
Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed. If wave soldering is used the following conditions must be observed for optimal results:
9397 750 14333 (c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
55 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
* Use a double-wave soldering method comprising a turbulent wave with high upward
pressure followed by a smooth laminar wave.
* For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board; - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves at the downstream end.
* For packages with leads on four sides, the footprint must be placed at a 45 angle to
the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners. During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 C or 265 C, depending on solder material applied, SnPb or Pb-free respectively. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.
17.4 Manual soldering
Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 C and 320 C.
17.5 Package related soldering information
Table 40: Package [1] BGA, LBGA, LFBGA, SQFP, SSOP..T [3], TFBGA, VFBGA, XSON DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS PLCC [5], SO, SOJ LQFP, QFP, TQFP SSOP, TSSOP, VSO, VSSOP CWQCCN..L [8],
[1]
Suitability of surface mount IC packages for wave and reflow soldering methods Soldering method Wave Reflow [2] suitable suitable not suitable not suitable [4]
HTSSON..T [3],
suitable not WQCCN..L [8] recommended [5] [6] not recommended [7] not suitable
suitable suitable suitable not suitable
PMFP [9],
For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
56 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
[2]
All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 C 10 C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface. If wave soldering is considered, then the package must be placed at a 45 angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners. Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request. Hot bar soldering or manual soldering is suitable for PMFP packages.
[3]
[4]
[5] [6] [7] [8]
[9]
18. Abbreviations
Table 41: Acronym CPU FIFO GPIO I2C-bus IrDA LCD POR SIR SPI UART Abbreviations Description Central Processing Unit First In, First Out General Purpose Input/Output Inter IC bus Infrared Data Association Liquid Crystal Display Power-On Reset Serial InfraRed Serial Peripheral Interface Universal Asynchronous Receiver/Transmitter
19. Revision history
Table 42: Revision history Release date Data sheet status Product data sheet Change notice Doc. number 9397 750 14333 Supersedes Document ID
SC16IS752_SC16IS762_1 20060104
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
57 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
20. Data sheet status
Level I II Data sheet status [1] Objective data Preliminary data Product status [2] [3] Development Qualification Definition This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).
III
Product data
Production
[1] [2] [3]
Please consult the most recently issued data sheet before initiating or completing a design. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
21. Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status `Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
23. Trademarks
Notice -- All referenced brands, product names, service names and trademarks are the property of their respective owners. I2C-bus -- logo is a trademark of Koninklijke Philips Electronics N.V.
22. Disclaimers
Life support -- These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors
24. Contact information
For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com
9397 750 14333
(c) Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 4 January 2006
58 of 59
Philips Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
25. Contents
1 2 2.1 2.2 2.3 3 4 5 6 6.1 6.2 7 7.1 7.2 7.2.1 7.2.2 7.3 7.3.1 7.3.2 7.4 7.5 7.5.1 7.5.2 7.6 7.7 7.8 8 8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10 8.11 8.12 8.13 8.14 8.15 8.16 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 General features . . . . . . . . . . . . . . . . . . . . . . . . 1 I2C-bus features . . . . . . . . . . . . . . . . . . . . . . . . 2 SPI features . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . . . . . . . . . . . . . . . . . . . . 3 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6 Functional description . . . . . . . . . . . . . . . . . . . 8 Trigger levels. . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Hardware flow control . . . . . . . . . . . . . . . . . . . . 8 Auto-RTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Auto-CTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Software flow control . . . . . . . . . . . . . . . . . . . 10 Receive flow control . . . . . . . . . . . . . . . . . . . . 11 Transmit flow control . . . . . . . . . . . . . . . . . . . . 11 Hardware Reset, Power-On Reset (POR) and Software Reset . . . . . . . . . . . . . . . . . . . . . . . . 13 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Interrupt mode operation . . . . . . . . . . . . . . . . 15 Polled mode operation . . . . . . . . . . . . . . . . . . 15 Sleep mode. . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Break and time-out conditions . . . . . . . . . . . . 16 Programmable baud rate generator . . . . . . . . 16 Register descriptions . . . . . . . . . . . . . . . . . . . 19 Receive Holding Register (RHR) . . . . . . . . . . 21 Transmit Holding Register (THR) . . . . . . . . . . 21 FIFO Control Register (FCR) . . . . . . . . . . . . . 22 Line Control Register (LCR) . . . . . . . . . . . . . . 23 Line Status Register (LSR) . . . . . . . . . . . . . . . 25 Modem Control Register (MCR) . . . . . . . . . . . 26 Modem Status Register (MSR). . . . . . . . . . . . 27 Interrupt Enable Register (IER) . . . . . . . . . . . 28 Interrupt Identification Register (IIR). . . . . . . . 29 Enhanced Features Register (EFR) . . . . . . . . 30 Division registers (DLL, DLH) . . . . . . . . . . . . . 30 Transmission Control Register (TCR) . . . . . . . 31 Trigger Level Register (TLR). . . . . . . . . . . . . . 31 Transmitter FIFO Level register (TXLVL) . . . . 31 Receiver FIFO Level register (RXLVL) . . . . . . 32 Programmable I/O pins Direction register (IODir) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 8.17 8.18 8.19 8.20 9 9.1 9.2 9.3 9.3.1 9.3.2 10 10.1 10.2 10.3 10.4 11 12 13 14 15 16 17 17.1 17.2 17.3 17.4 17.5 18 19 20 21 22 23 24 Programmable I/O pins State register (IOState). . . . . . . . . . . . . . . . . . . . . . . . . . . . . I/O Interrupt Enable register (IOIntEna) . . . . . I/O Control register (IOControl) . . . . . . . . . . . Extra Features Control Register (EFCR) . . . . RS-485 features . . . . . . . . . . . . . . . . . . . . . . . . Auto RS-485 RTS control. . . . . . . . . . . . . . . . RS-485 RTS output inversion. . . . . . . . . . . . . Auto RS-485. . . . . . . . . . . . . . . . . . . . . . . . . . Normal multidrop mode . . . . . . . . . . . . . . . . . Auto address detection. . . . . . . . . . . . . . . . . . 2C-bus operation . . . . . . . . . . . . . . . . . . . . . . I Data transfers. . . . . . . . . . . . . . . . . . . . . . . . . Addressing and transfer formats . . . . . . . . . . Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . Use of sub-addresses . . . . . . . . . . . . . . . . . . SPI operation . . . . . . . . . . . . . . . . . . . . . . . . . . Limiting values . . . . . . . . . . . . . . . . . . . . . . . . Static characteristics . . . . . . . . . . . . . . . . . . . Dynamic characteristics . . . . . . . . . . . . . . . . . Package outline . . . . . . . . . . . . . . . . . . . . . . . . Handling information . . . . . . . . . . . . . . . . . . . Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Introduction to soldering surface mount packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . Reflow soldering. . . . . . . . . . . . . . . . . . . . . . . Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . Manual soldering . . . . . . . . . . . . . . . . . . . . . . Package related soldering information . . . . . . Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . Revision history . . . . . . . . . . . . . . . . . . . . . . . Data sheet status. . . . . . . . . . . . . . . . . . . . . . . Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . 32 32 33 34 34 34 35 35 35 35 36 36 38 40 40 42 43 44 46 53 55 55 55 55 55 56 56 57 57 58 58 58 58 58
(c) Koninklijke Philips Electronics N.V. 2006
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 4 January 2006 Document number: 9397 750 14333
Published in The Netherlands

▲Up To Search▲

Price & Availability of SC16IS752

	To Download SC16IS752 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .