View TMS320C6415_1005870.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
D Highest-Performance Fixed-Point Digital
Signal Processor (DSP) - TMS320C6415 - 2.5-, 2-, 1.67-ns Instruction Cycle Time - 400-, 500-, 600-MHz Clock Rate - Eight 32-Bit Instructions/Cycle - Twenty-Eight Operations/Cycle - 3200, 4000, 4800 MIPS - Fully Software-Compatible With C62x - Pin-Compatible With C6414/16 Devices VelociTI.2 Extensions to VelociTI Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x DSP Core - Eight Highly Independent Functional Units With VelociTI.2 Extensions: - Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle - Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle - Non-Aligned Load-Store Architecture - 64 32-Bit General-Purpose Registers - Instruction Packing Reduces Code Size - All Instructions Conditional Instruction Set Features - Byte-Addressable (8-/16-/32-/64-Bit Data) - 8-Bit Overflow Protection - Bit-Field Extract, Set, Clear - Normalization, Saturation, Bit-Counting - VelociTI.2 Increased Orthogonality L1/L2 Memory Architecture - 128K-Bit (16K-Byte) L1P Program Cache (Direct Mapped) - 128K-Bit (16K-Byte) L1D Data Cache (2-Way Set-Associative) - 8M-Bit (1024K-Byte) L2 Unified Mapped RAM/Cache (Flexible RAM/Cache Allocation) Two External Memory Interfaces (EMIFs) - One 64-Bit (EMIFA), One 16-Bit (EMIFB) - Glueless Interface to Asynchronous Memories (SRAM and EPROM) and Synchronous Memories (SDRAM, SBSRAM, ZBT SRAM, and FIFO)
D D D
D
D
D
D
D D D D D D D
D
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc. IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
Copyright 2001, Texas Instruments Incorporated
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
1
PRODUCT PREVIEW
D
- 1280M-Byte Total Addressable External Memory Space Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels) Host-Port Interface (HPI) - User-Configurable Bus-Width (32-/16-Bit) - Access to Entire Memory Map 32-Bit/33-MHz, 3.3-V Peripheral Component Interconnect (PCI) Master/Slave Interface Conforms to PCI Specification 2.2 - Access to Entire Memory Map - Three PCI Bus Address Registers: Prefetchable Memory Non-Prefetchable Memory I/O - Four-Wire Serial EEPROM Interface - PCI Interrupt Request Under DSP Program Control - DSP Interrupt Via PCI I/O Cycle Three Multichannel Buffered Serial Ports (McBSPs) - Direct Interface to T1/E1, MVIP, SCSA Framers - ST-Bus-Switching Compatible - Up to 256 Channels Each - AC97-Compatible - Serial Peripheral Interface (SPI) Compatible (Motorola) Universal Test and Operations PHY Interface for ATM (UTOPIA) - UTOPIA Level 2 Slave ATM Controller - 8-Bit Transmit and Receive Operations up to 50 MHz per Direction - User-Defined Cell Format up to 64 Bytes Sixteen General-Purpose I/O (GPIO) Pins - Programmable Interrupt/Event Generation Modes Flexible PLL Clock Generator IEEE-1149.1 (JTAG) Boundary-Scan-Compatible 532-Pin Ball Grid Array (BGA) Package (GLZ Suffix), 0.8-mm Ball Pitch 0.12-m/6-Level Metal Process - CMOS Technology 3.3-V I/Os, 1.2-V Internal (-400, -500 Speeds) 3.3-V I/Os, 1.4-V Internal (-600 Speed)
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Table of Contents
GLZ BGA package (bottom view) . . . . . . . . . . . . . . . . . . . . . . 2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 device characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 device compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 functional block and CPU (DSP core) diagram . . . . . . . . . . . 6 CPU (DSP core) description . . . . . . . . . . . . . . . . . . . . . . . . . . 7 memory map summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 signal groups description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 device configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 multiplexed pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 debugging considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 terminal functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 documentation support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 clock PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 power-supply sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 absolute maximum ratings over operating case temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 recommended operating conditions . . . . . . . . . . . . . . . . . . . 47 electrical characteristics over recommended ranges of supply voltage and operating case temperature . 48 parameter measurement information . . . . . . . . . . . . . . . 49 input and output clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 asynchronous memory timing . . . . . . . . . . . . . . . . . . . . . 55 programmable synchronous interface timing . . . . . . . . 58 synchronous DRAM timing . . . . . . . . . . . . . . . . . . . . . . . . 62 HOLD/HOLDA timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 BUSREQ timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 reset timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 external interrupt timing . . . . . . . . . . . . . . . . . . . . . . . . . . 75 host-port interface (HPI) timing . . . . . . . . . . . . . . . . . . . . 76 peripheral component interconnect (PCI) timing . . . . . . 81 multichannel buffered serial port (McBSP) timing . . . . . 84 UTOPIA Slave timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 timer timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 general-purpose input/output (GPIO) port timing . . . . . 99 JTAG test-port timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
PRODUCT PREVIEW
GLZ BGA package (bottom view)
GLZ 532-PIN BALL GRID ARRAY (BGA) PACKAGE ( BOTTOM VIEW )
AF AE AD AC AB AA Y W V U T R P N M L K J H G F E D C B A 1 2 3 4 5 6 7 8 9 11 13 15 17 19 21 23 25 10 12 14 16 18 20 22 24 26
2
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
description
The TMS320C64x DSPs (including the TMS320C6415 device) are the highest-performance fixed-point DSP generation in the TMS320C6000 DSP platform. The TMS320C6415 (C6415) device is based on the second-generation high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture (VelocTI.2) developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications. The C64x is a code-compatible member of the C6000 DSP platform. With performance of up to 4800 million instructions per second (MIPS) at a clock rate of 600 MHz, the C6415 device offers cost-effective solutions to high-performance DSP programming challenges. The C6415 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units--two multipliers for a 32-bit result and six arithmetic logic units (ALUs)-- with VelociTI.2 extensions. The VelociTI.2 extensions in the eight functional units include new instructions to accelerate the performance in key applications and extend the parallelism of the VelociTI architecture. The C6415 can produce two 32-bit multiply-accumulates (MACs) per cycle for a total of 1200 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4800 MMACS. The C6415 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000 DSP platform devices.
The C6415 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows debugger interface for visibility into source code execution.
TMS320C6000, C64x, and C6000 are trademarks of Texas Instruments. Windows is a registered trademark of the Microsoft Corporation. Other trademarks are the property of their respective owners. The C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
3
PRODUCT PREVIEW
The C6415 uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 128-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 128-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of an 8-Mbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. The peripheral set includes three multichannel buffered serial ports (McBSPs); an 8-bit Universal Test and Operations PHY Interface for Asynchronous Transfer Mode (ATM) Slave [UTOPIA Slave] port; three 32-bit general-purpose timers; a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a peripheral component interconnect (PCI); a general-purpose input/output port (GPIO) with 16 GPIO pins; and two glueless external memory interfaces (64-bit EMIFA and 16-bit EMIFB), both of which are capable of interfacing to synchronous and asynchronous memories and peripherals.
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
device characteristics
Table 1 provides an overview of the C6415 DSP. The table shows significant features of the C6415 device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin count. Table 1. Characteristics of the C6415 Processor
HARDWARE FEATURES EMIFA (64-bit bus width) EMIFB (16-bit bus width) EDMA (64 independent channels) HPI (32- or 16-bit user selectable) Peri herals Peripherals PCI (32-bit) McBSPs UTOPIA (8-bit mode) 32-Bit Timers General-Purpose Input/Outputs (GPIOs) Size (Bytes) C6415 1 1 1 1 (HPI16 or HPI32) 1 3 1 3 16 1056K 16K-Byte (16KB) L1 Program (L1P) Cache 16KB L1 Data (L1D) Cache 1024KB Unified Mapped RAM/Cache (L2) 0x0C01 400, 500, 600 2.5 ns (C6415-400) 2 ns (C6415-500) 1.67 ns (C6415-600) 1.2 V (-400, -500) 1.4 V (-600) 3.3 V Bypass (x1), x6, x12 532-Pin BGA (GLZ) 0.12 m PP
PRODUCT PREVIEW
On-Chip Memory
Organization Control Status Register (CSR.[31:16]) MHz ns
CPU ID + CPU Rev ID Frequency Cycle Time
Voltage PLL Options BGA Package Process Technology Product Status
Core (V) I/O (V) CLKIN frequency multiplier 23 x 23 mm m Product Preview (PP) Advance Information (AI) Production Data (PD) (For more details on the C6000 DSP part numbering, see Figure 4)
Device Part Numbers
TMX320C6415GLZ
4
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
device compatibility
The C64x family of devices has a diverse and powerful set of peripherals. The common peripheral set and pin-compatibility that the C6414, C6415, and C6416 devices offer lead to easier system designs and faster time to market. Table 2 identifies the peripherals and coprocessors that are available on the C6414, C6415, and C6416 devices. The C6414, C6415, and C6416 devices are pin-for-pin compatible, provided the following conditions are met:
D All devices are using the same peripherals.
The C6414 is pin-for-pin compatible with the C6415/C6416 when the PCI and UTOPIA peripherals on the C6415/C6416 are disabled. The C6415 is pin-for-pin compatible with the C6416 when they are in the same peripheral selection mode. [For more information on peripheral selection, see the Device Configurations section of the TMS320C6415 and TMS320C6416 device-specific data sheets (literature number SPRS146 and SPRS164, respectively).]
D The BEA[9:7] pins are properly pulled up/down.
[For more details on the device-specific BEA[9:7] pin configurations, see the Terminal Functions table of the TMS320C6414, TMS320C6415, and TMS320C6416 device-specific data sheets (literature number SPRS134, SPRS146, and SPRS164, respectively).] Table 2. Peripherals and Coprocessors Available on the C6414, C6415, and C6416 Devices
PERIPHERALS/COPROCESSORS EMIFA (64-bit bus width) EMIFB (16-bit bus width) EDMA (64 independent channels) HPI (32- or 16-bit user selectable) PCI (32-bit) McBSPs (McBSP0, McBSP1, McBSP2) UTOPIA (8-bit mode) Timers (32-bit) [TIMER0, TIMER1, TIMER2] GPIOs (GP[15:0]) VCP/TCP Coprocessors -- denotes peripheral/coprocessor is not available on this device. C6414 -- -- -- C6415 -- C6416
For more detailed information on the device compatibility and similarities/differences among the C6414, C6415, and C6416 devices, see the How To Begin Development Today With the TMS320C6414, TMS320C6415, and TMS320C6416 DSPs application report (literature number SPRA718).
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
5
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
functional block and CPU (DSP core) diagram
SDRAM SBSRAM ZBT SRAM FIFO SRAM ROM/FLASH I/O Devices Timer 1 C64x DSP Core Instruction Fetch Timer 0 Instruction Dispatch Advanced Instruction Packet Instruction Decode McBSP2 Data Path A A Register File A31-A16 A15-A0 Data Path B B Register File B31-B16 B15-B0 Control Registers Control Logic Test Advanced In-Circuit Emulation Interrupt Control Timer 2
64 16
EMIF A EMIF B
C6415 Digital Signal Processor
L1P Cache Direct-Mapped 16K Bytes Total
PRODUCT PREVIEW
UTOPIA: Up to 400 Mbps Master ATMC
UTOPIA or McBSP1 Enhanced DMA Controller (64-channel) L2 Memory 1024K Bytes .L1 .S1 .M1 .D1 .D2 .M2 .S2 .L2
McBSPs: Framing Chips: H.100, MVIP, SCSA, T1, E1 AC97 Devices, SPI Devices, Codecs
McBSP0
L1D Cache 2-Way Set-Associative 16K Bytes Total
16
GPIO[8:0] GPIO[15:9]
32
HPI
or PCI PLL (x1, x6, x12) Power-Down Logic
Boot Configuration
Interrupt Selector
The UTOPIA peripheral is muxed with McBSP1, and the PCI peripheral is muxed with the HPI peripheral and the GPIO[15:9] port. For more details on the multiplexed pins of these peripherals, see the Device Configurations section of this data sheet.
6
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
CPU (DSP core) description
The CPU fetches VelociTI advanced very-long instruction words (VLIWs) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C64x CPUs from other VLIW architectures. The C64x VelociTI.2 extensions add enhancements to the TMS320C62x DSP VelociTI architecture. These enhancements include:
The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 32 32-bit registers for a total of 64 general-purpose registers. In addition to supporting the packed 16-bit and 32-/40-bit fixed-point data types found in the C62x VelociTI VLIW architecture, the C64x register files also support packed 8-bit data and 64-bit fixed-point data types. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the functional block and CPU (DSP core) diagram, and Figure 1]. The four functional units on each side of the CPU can freely share the 32 registers belonging to that side. Additionally, each side features a "data cross path"--a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. The C64x CPU pipelines data-cross-path accesses over multiple clock cycles. This allows the same register to be used as a data-cross-path operand by multiple functional units in the same execute packet. All functional units in the C64x CPU can access operands via the data cross path. Register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle. On the C64x CPU, a delay clock is introduced whenever an instruction attempts to read a register via a data cross path if that register was updated in the previous clock cycle. In addition to the C62x DSP fixed-point instructions, the C64x DSP includes a comprehensive collection of quad 8-bit and dual 16-bit instruction set extensions. These VelociTI.2 extensions allow the C64x CPU to operate directly on packed data to streamline data flow and increase instruction set efficiency. Another key feature of the C64x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C64x .D units can load and store bytes (8 bits), half-words (16 bits), and words (32 bits) with a single instruction. And with the new data path extensions, the C64x .D unit can load and store doublewords (64 bits) with a single instruction. Furthermore, the non-aligned load and store instructions allow the .D units to access words and doublewords on any byte boundary. The C64x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 64 registers. Some registers, however, are singled out to support specific addressing modes or to hold the condition for conditional instructions (if the condition is not automatically "true").
TMS320C62x is a trademark of Texas Instruments.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
7
PRODUCT PREVIEW
D D D D D D
Register file enhancements Data path extensions Quad 8-bit and dual 16-bit extensions with data flow enhancements Additional functional unit hardware Increased orthogonality of the instruction set Additional instructions that reduce code size and increase register flexibility
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
CPU (DSP core) description (continued)
The two .M functional units perform all multiplication operations. Each of the C64x .M units can perform two 16 x 16-bit multiplies or four 8 x 8-bit multiplies per clock cycle. The .M unit can also perform 16 x 32-bit multiply operations, dual 16 x 16-bit multiplies with add/subtract operations, and quad 8 x 8-bit multiplies with add operations. In addition to standard multiplies, the C64x .M units include bit-count, rotate, Galois field multiplies, and bidirectional variable shift hardware. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle. The arithmetic and logical functions on the C64x CPU include single 32-bit, dual 16-bit, and quad 8-bit operations. The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. A C64x DSP device enhancement now allows execute packets to cross fetch-packet boundaries. In the TMS320C62x/TMS320C67x DSP devices, if an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. In the C64x DSP device, the execute boundary restrictions have been removed, thereby, eliminating all of the NOPs added to pad the fetch packet, and thus, decreasing the overall code size. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes, half-words, or doublewords. All load and store instructions are byte-, half-word-, word-, or doubleword-addressable. For more details on the C64x CPU functional units enhancements, see the following documents: The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189) TMS320C64x Technical Overview (literature number SPRU395) How To Begin Development Today With the TMS320C6414, TMS320C6415, and TMS320C6416 DSPs application report (literature number SPRA718)
PRODUCT PREVIEW
TMS320C67x is a trademark of Texas Instruments.
8
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
CPU (DSP core) description (continued)
src1 .L1 src2 8 8
dst long dst long src ST1b (Store Data) ST1a (Store Data) 32 MSBs 32 LSBs long src long dst dst .S1 src1 Data Path A src2 long dst dst .M1 src1 src2
8 8 Register File A (A0-A31)
See Note A See Note A
DA1 (Address)
.D1
dst src1 src2 2X 1X src2
DA2 (Address) LD2a (Load Data) LD2b (Load Data) 32 LSBs 32 MSBs
.D2
src1 dst
src2 .M2 src1 dst long dst src2 Data Path B .S2 src1 dst long dst long src See Note A See Note A Register File B (B0- B31) 8 8
ST2a (Store Data) ST2b (Store Data)
32 MSBs 32 LSBs long src long dst dst .L2 src2 src1 Control Register File 8 8
NOTE A: For the .M functional units, the long dst is 32 MSBs and the dst is 32 LSBs.
Figure 1. TMS320C64x CPU (DSP Core) Data Paths
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
9
PRODUCT PREVIEW
LD1b (Load Data) LD1a (Load Data)
32 MSBs 32 LSBs
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
memory map summary
Table 3 shows the memory map address ranges of the C6415 device. Internal memory is always located at address 0 and can be used as both program and data memory. The external memory address ranges in the C6415 device begin at the hex address locations 0x6000 0000 for EMIFB and 0x8000 0000 for EMIFA. Table 3. TMS320C6415 Memory Map Summary
MEMORY BLOCK DESCRIPTION Internal RAM (L2) Reserved External Memory Interface A (EMIFA) Registers L2 Registers HPI Registers McBSP 0 Registers McBSP 1 Registers Timer 0 Registers Timer 1 Registers Interrupt Selector Registers EDMA RAM and EDMA Registers McBSP 2 Registers EMIFB Registers Timer 2 Registers GPIO Registers UTOPIA Registers Reserved PCI Registers Reserved QDMA Registers Reserved McBSP 0 Data McBSP 1 Data McBSP 2 Data UTOPIA Queues Reserved EMIFB CE0 EMIFB CE1 EMIFB CE2 EMIFB CE3 Reserved EMIFA CE0 EMIFA CE1 EMIFA CE2 EMIFA CE3 Reserved BLOCK SIZE (BYTES) 1M 23M 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 512K 256K 4M - 256K 52 736M - 52 64M 64M 64M 64M 512M 64M 64M 64M 64M 256M 256M 256M 256M 256M 1G HEX ADDRESS RANGE
0000 0010 0180 0184 0188 018C 0190 0194 0198 019C 01A0 01A4 01A8 01AC 01B0 01B4 01B8 01C0 01C4 0200 0200 3000 3400 3800 3C00 4000 6000 6400 6800 6C00 7000 8000 9000 A000 B000 C000
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0034 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
000F 017F 0183 0187 018B 018F 0193 0197 019B 019F 01A3 01A7 01AB 01AF 01B3 01B7 01BF 01C3 01FF 0200 2FFF 33FF 37FF 3BFF 3FFF 5FFF 63FF 67FF 6BFF 6FFF 7FFF 8FFF 9FFF AFFF BFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF 0033 FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF FFFF
PRODUCT PREVIEW
10
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
signal groups description
CLKIN CLKOUT4/GP1 CLKOUT6/GP2 CLKMODE1 CLKMODE0 PLLV
Clock/PLL
Reset and Interrupts
RESET NMI GP7/EXT_INT7 GP6/EXT_INT6 GP5/EXT_INT5 GP4/EXT_INT4
RSV RSV RSV
Peripheral Control/Status
PCI_EN MCBSP2_EN
Control/Status
GP15/PRST GP14/PCLK GP13/PINTA GP12/PGNT GP11/PREQ GP10/PCBE3 GP9/PIDSEL CLKS2/GP8
GPIO
GP7/EXT_INT7 GP6/EXT_INT6 GP5/EXT_INT5 GP4/EXT_INT4 GP3 CLKOUT6/GP2 CLKOUT4/GP1 GP0
General-Purpose Input/Output (GPIO) Port These pins are muxed with the GPIO port pins and by default these signals function as clocks (CLKOUT4 or CLKOUT6) or McBSP2 clock source (CLKS2). To use these muxed pins as GPIO signals, the appropriate GPIO register bits (GPxEN and GPxDIR) must be properly enabled and configured. For more details, see the Device Configurations section of this data sheet. These pins are GPIO pins that can also function as external interrupt sources (EXT_INT[7:4]). Default after reset is EXT_INTx or GPIO as input-only. These GPIO pins are muxed with the PCI peripheral pins and by default these signals are set up to no function with both the GPIO and PCI pin functions disabled. For more details on these muxed pins, see the Device Configurations section of this data sheet.
Figure 2. CPU and Peripheral Signals
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
11
PRODUCT PREVIEW
TMS TDO TDI TCK TRST EMU0 EMU1 EMU2 EMU3 EMU4 EMU5 EMU6 EMU7 EMU8 EMU9 EMUCLK1 EMUCLK0
Reserved
RSV RSV RSV RSV RSV RSV
IEEE Standard 1149.1 (JTAG) Emulation
* * *
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
signal groups description (continued)
64 AED[63:0] ACE3 ACE2 ACE1 ACE0 20 AEA[22:3] ABE7 ABE6 ABE5 ABE4 ABE3 ABE2 Byte Enables Memory Map Space Select External Memory I/F Control Data AECLKIN AECLKOUT1 AECLKOUT2 ASDCKE AARE/ASDCAS/ASADS/ASRE AAOE/ASDRAS/ASOE AAWE/ASDWE/ASWE AARDY ASOE3 APDT
Address
Bus Arbitration
AHOLD AHOLDA ABUSREQ
PRODUCT PREVIEW
ABE1 ABE0
EMIFA (64-bit)
16 BED[15:0] Data BECLKIN BECLKOUT1 BECLKOUT2 Memory Map Space Select External Memory I/F Control BARE/BSDCAS/BSADS/BSRE BAOE/BSDRAS/BSOE BAWE/BSDWE/BSWE BARDY BSOE3 BPDT
BCE3 BCE2 BCE1 BCE0 20 BEA[20:1]
Address
BBE1 BBE0
Byte Enables Bus Arbitration EMIFB (16-bit)
BHOLD BHOLDA BBUSREQ
The C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
Figure 3. Peripheral Signals
12
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
signal groups description (continued)
HPI (Host-Port Interface) HAS/PPAR HR/W/PCBE2 HCS/PPERR HDS1/PSERR HDS2/PCBE1 HRDY/PIRDY HINT/PFRAME
32 HD[31:0]/AD[31:0]
Data
HCNTL0/PSTOP HCNTL1/PDEVSEL
Register Select Control Half-Word Select
HHWIL/PTRDY (HPI16 ONLY)
32 HD[31:0]/AD[31:0] Data/Address Clock GP14/PCLK
GP10/PCBE3 HR/W/PCBE2 HDS2/PCBE1 PCBE0
Command Byte Enable
Control
GP9/PIDSEL HCNTL1/PDEVSEL HINT/PFRAME GP13/PINTA HAS/PPAR GP15/PRST HRDY/PIRDY HCNTL0/PSTOP HHWIL/PTRDY
GP12/PGNT GP11/PREQ
Arbitration Error
HDS1/PSERR HCS/PPERR
Serial EEPROM PCI Interface
DX2/XSP_DO XSP_CS CLKX2/XSP_CLK DR2/XSP_DI
These HPI pins are muxed with the PCI peripheral. By default, these signals function as HPI. For more details on these muxed pins, see the Device Configurations section of this data sheet. These PCI pins (excluding PCBE0 and XSP_CS) are muxed with the HPI, McBSP2, or GPIO peripherals. By default, these signals function as HPI, McBSP2, and no function, respectively. For more details on these muxed pins, see the Device Configurations section of this data sheet.
Figure 3. Peripheral Signals (Continued)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
13
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
signal groups description (continued)
McBSP1 CLKX1/URADDR4 FSX1/UXADDR3 DX1/UXADDR4 CLKR1/URADDR2 FSR1/UXADDR2 DR1/UXADDR1 CLKS1/URADDR3 Transmit McBSP0 Transmit CLKX0 FSX0 DX0 CLKR0 FSR0 DR0 Clock Clock CLKS0
Receive
Receive
McBSP2 CLKX2/XSP_CLK FSX2 DX2/XSP_DO Transmit
PRODUCT PREVIEW
CLKR2 FSR2 DR2/XSP_DI CLKS2/GP8
Receive
Clock
McBSPs (Multichannel Buffered Serial Ports)
These McBSP2 and McBSP1 pins are muxed with the PCI and UTOPIA peripherals, respectively. By default, these signals function as McBSP2 and McBSP1, respectively. For more details on these muxed pins, see the Device Configurations section of this data sheet. The McBSP2 clock source pin (CLKS2, default) is muxed with the GP8 pin. To use this muxed pin as the GP8 signal, the appropriate GPIO register bits (GP8EN and GP8DIR) must be properly enabled and configured. For more details, see the Device Configurations section of this data sheet.
Figure 3. Peripheral Signals (Continued)
14
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
signal groups description (continued)
UTOPIA (SLAVE)
URDATA7 URDATA6 URDATA5 URDATA4 URDATA3 URDATA2 URDATA1 URDATA0
Receive
Transmit
UXDATA7 UXDATA6 UXDATA5 UXDATA4 UXDATA3 UXDATA2 UXDATA1 UXDATA0
URENB CLKX1/URADDR4 CLKS1/URADDR3 CLKR1/URADDR2 URADDR1 URADDR0 URCLAV URSOC
UXADDR0 UXCLAV UXSOC
URCLK
Clock
Clock
UXCLK
TOUT1 TINP1 TOUT2 TINP2
Timer 1
Timer 0
TOUT0 TINP0
Timer 2 Timers
These UTOPIA pins are muxed with the McBSP1 peripheral. By default, these signals function as McBSP1. For more details on these muxed pins, see the Device Configurations section of this data sheet.
Figure 3. Peripheral Signals (Continued)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
15
PRODUCT PREVIEW
Control/Status
Control/Status
UXENB DX1/UXADDR4 FSX1/UXADDR3 FSR1/UXADDR2 DR1/UXADDR1
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
DEVICE CONFIGURATIONS
The C6415 peripheral selections and other device configurations are determined by external pullup/pulldown resistors on the following pins (all of which are latched during device reset):
D peripherals selection
- - - BEA11 (UTOPIA_EN) PCI_EN MCBSP2_EN (see Table 5 footnotes)
D other device configurations
- - BEA[20:13, 7] HD5
peripherals selection
Some C6415 peripherals share the same pins (internally muxed) and are mutually exclusive (i.e., HPI, general-purpose input/output pins GP[15:9], PCI and its internal EEPROM, McBSP1, McBSP2, and UTOPIA). Other C6415 peripherals (i.e., the Timers, McBSP0, and the GP[8:0] pins), are always available.
PRODUCT PREVIEW
D UTOPIA and McBSP1 peripherals
The UTOPIA_EN pin (BEA11) is latched at reset. This pin selects whether the UTOPIA peripheral or McBSP1 peripheral is functionally enabled (see Table 4). Table 4. UTOPIA_EN Peripheral Selection (McBSP1 and UTOPIA)
PERIPHERAL SELECTION UTOPIA_EN (BEA11) Pin [D16] 0 PERIPHERALS SELECTED UTOPIA McBSP1 DESCRIPTION McBSP1 is enabled and UTOPIA is disabled [default]. This means all multiplexed McBSP1/UTOPIA pins function as McBSP1 and all other standalone UTOPIA pins are tied-off (Hi-Z). UTOPIA is enabled and McBSP1 is disabled. This means all multiplexed McBSP1/UTOPIA pins now function as UTOPIA and all other standalone McBSP1 pins are tied-off (Hi-Z).
1
D HPI, GP[15:9], PCI, EEPROM (internal to PCI), and McBSP2 peripherals
The PCI_EN and MCBSP2_EN pins are latched at reset. They determine specific peripheral selection, summarized in Table 5.
16
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
DEVICE CONFIGURATIONS (CONTINUED)
Table 5. PCI_EN and MCBSP2_EN Peripheral Selection (HPI, GP[15:9], PCI, and McBSP2)
PERIPHERAL SELECTION PCI_EN Pin [AA4] 0 0 1 1 MCBSP2_EN Pin [AF3] 0 1 0 1 HPI GP[15:9] PERIPHERALS SELECTED PCI EEPROM (Internal to PCI) McBSP2
The PCI_EN pin must be driven valid at all times and the user must not switch values throughout device operation. The MCBSP2_EN pin must be driven valid at all times and the user can switch values throughout device operation. The only time McBSP2 is disabled is when both PCI_EN = 1 and MCBSP2_EN = 0. This configuration enables, at reset, the auto-initialization of the PCI peripheral through the PCI internal EEPROM [provided the PCI EEPROM Auto-Initialization pin (BEA13) is pulled up (EEAI = 1)]. The user can then enable the McBSP2 peripheral (disabling EEPROM) by dynamically changing MCBSP2_EN to a "1" after the device is initialized (out of reset).
-
This means all multiplexed HPI/PCI pins function as HPI and all standalone PCI pins (PCBE0 and XSP_CS) are tied-off (Hi-Z). Also, the multiplexed GPIO/PCI pins can be used as GPIO with the proper software configuration of the GPIO enable and direction registers (for more details, see Table 7). - If the PCI is enabled (PCI_EN = 1), the HPI peripheral is disabled. This means all multiplexed HPI/PCI pins function as PCI. Also, the multiplexed GPIO/PCI pins function as PCI pins (for more details, see Table 7). - The MCBSP2_EN pin, in combination with the PCI_EN pin, controls the selection of the McBSP2 peripheral and the PCI internal EEPROM (for more details, see Table 5 and its footnotes).
other device configurations
Table 6 describes the C6415 device configuration pins, which are set up via external pullup/pulldown resistors through the specified EMIFB address bus pins (BEA[20:13, 7]) and the HD5 pin. For more details on these device configuration pins, see the Terminal Functions table and the Debugging Considerations section.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
17
PRODUCT PREVIEW
If the PCI is disabled (PCI_EN = 0), the HPI peripheral is enabled and GP[15:9] pins can be programmed as GPIO, provided the GPxEN and GPxDIR bits are properly configured.
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
DEVICE CONFIGURATIONS (CONTINUED)
Table 6. Device Configuration Pins (BEA[20:13, 7], HD5, and BEA11)
CONFIGURATION PIN BEA20 NO. FUNCTIONAL DESCRIPTION Device Endian mode (LEND) 0 - System operates in Big Endian mode 1 - System operates in Little Endian mode (default) Bootmode [1:0] 00 - No boot 01 - HPI boot 10 - EMIFB 8-bit ROM boot with default timings (default mode) 11 - Reserved EMIFA input clock select Clock mode select for EMIFA (AECLKIN_SEL[1:0]) 00 - AECLKIN (default mode) 01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved EMIFB input clock select Clock mode select for EMIFB (BECLKIN_SEL[1:0]) 00 - BECLKIN (default mode) 01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved PCI EEPROM Auto-Initialization (EEAI) PCI auto-initialization via external EEPROM 0 - PCI auto-initialization through EEPROM is disabled; the PCI peripheral uses the specified PCI default values (default). 1 - PCI auto-initialization through EEPROM is enabled; the PCI peripheral is configured through EEPROM provided the PCI peripheral pin is enabled (PCI_EN = 1) and the McBSP2 peripheral pin is disabled (MCBSP2_EN = 0). Note: If the PCI peripheral is disabled (PCI_EN pin = 0), this pin must not be pulled up. For more information on the PCI EEPROM default values, see the PCI chapter of the TMS320C6000 Peripherals Reference Guide (literature number SPRU190). UTOPIA Enable (UTOPIA_EN) UTOPIA peripheral enable (functional) 0 - UTOPIA peripheral disabled (McBSP1 functions are enabled). [default] This means all multiplexed McBSP1/UTOPIA pins function as McBSP1 and all other standalone UTOPIA pins are tied-off (Hi-Z). 1 - UTOPIA peripheral enabled (McBSP1 functions are disabled). This means all multiplexed McBSP1/UTOPIA pins now function as UTOPIA and all other standalone McBSP1 pins are tied-off (Hi-Z). BEA7 D15 PULLUP For proper device operation, this pin must be externally pulled up with a 1-k resistor. HPI peripheral bus width (HPI_WIDTH) 0 - HPI operates as an HPI16. (HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are reserved pins in the Hi-Z state.) 1 - HPI operates as an HPI32. (HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)
E16
BEA[19:18]
[D18, C18]
BEA[17:16]
[B18, A18]
PRODUCT PREVIEW
BEA[15:14]
[D17, C17]
BEA13
B17
BEA11
D16
HD5
Y1
18
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
DEVICE CONFIGURATIONS (CONTINUED) multiplexed pins
Multiplexed pins are pins that are shared by more than one peripheral and are internally multiplexed. Some of these pins are configured by software, and the others are configured by external pullup/pulldown resistors only at reset. Those muxed pins that are configured by software can be programmed to switch functionalities at any time. Those muxed pins that are configured by external pullup/pulldown resistors are mutually exclusive; only one peripheral has primary control of the function of these pins after reset. Table 7 identifies the multiplexed pins on the C6415 device; shows the default (primary) function and the default settings after reset; and describes the pins, registers, etc. necessary to configure specific multiplexed functions.
debugging considerations
It is recommended that external connections be provided to device configuration pins, including CLKMODE[1:0], BEA[20:13, 11, 7], HD5/AD5, PCI_EN, and MCBSP2_EN. Although internal pullup/pulldown resistors exist on these pins, providing external connectivity adds convenience to the user in debugging and flexibility in switching operating modes.
For the internal pullup/pulldown resistors for all device pins, see the terminal functions table.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
19
PRODUCT PREVIEW
Internal pullup/pulldown resistors also exist on the non-configuration pins on the BEA bus (BEA[12, 10:8, 6:1]). Do not oppose the internal pullup/pulldown resistors on these non-configuration pins with external pullup/pulldown resistors. If an external controller provides signals to these non-configuration pins, these signals must be driven to the default state of the pins at reset, or not be driven at all.
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
DEVICE CONFIGURATIONS (CONTINUED)
Table 7. C6415 Device Multiplexed Pins
MULTIPLEXED PINS NAME CLKOUT4/GP1 NO. AE6 DEFAULT FUNCTION DEFAULT SETTING DESCRIPTION These pins are software-configurable. To use these pins as GPIO pins, the GPxEN bits in the GPIO Enable Register and the GPxDIR bits in the GPIO Direction Register must be properly configured. ro erly GPxEN = 1: GPx pin enabled GPxDIR = 0: GPx pin is an input GPxDIR = 1: GPx pin is an output To use GP[15:9] as GPIO pins, the PCI ins, needs to be disabled (PCI_EN = 0), the GPxEN bits in the GPIO Enable Register and the GPxDIR bits in the GPIO Direction Register must be properly configured. GPxEN = 1: GPx pin enabled GPxDIR = 0: GPx pin is an input in in ut GPxDIR = 1: GPx pin is an output
CLKOUT4
GP1EN = 0 (disabled)
CLKOUT6/GP2
AD6
CLKOUT6
GP2EN = 0 (disabled)
CLKS2/GP8 GP9/PIDSEL GP10/PCBE3 GP11/PREQ GP12/PGNT GP13/PINTA GP14/PCLK GP15/PRST DX1/UXADDR4 FSX1/UXADDR3 FSR1/UXADDR2 DR1/UXADDR1 CLKX1/URADDR4 CLKS1/URADDR3 CLKR1/URADDR2 CLKX2/XSP_CLK DR2/XSP_DI DX2/XSP_DO HD[31:0]/AD[31:0] HAS/PPAR HCNTL1/PDEVSEL HCNTL0/PSTOP HDS1/PSERR HDS2/PCBE1 HR/W/PCBE2 HWWIL/PTRDY HINT/PFRAME HCS/PPERR
AE4 M3 L2 F1 J3 G4 F2 G3 AB11 AB13 AC9 AF11 AB12 AC8 AC10 AC2 AB3 AA2 T3 R1 T4 T1 T2 P1 R3 R4 R2
CLKS2
GP8EN = 0 (disabled)
None
GPxEN GP EN = 0 (di bl d) (disabled) PCI_EN PCI EN = 0 (disabled)
PRODUCT PREVIEW
DX1 FSX1 FSR1 DR1 CLKX1 CLKS1 CLKR1 CLKX2 DR2 DX2 HD[31:0] HAS HCNTL1 HCNTL0 HDS1 HDS2 HR/W HHWIL (HPI16 only) HINT HCS PCI_EN PCI EN = 0 (disabled) By default, HPI is enabled upon reset disabled). (PCI is disabled) eri heral To enable the PCI peripheral an external pullup resistor ( k) must be provided (1 ) on the PCI_EN pin (setting PCI_EN = 1 h PCI EN i ( i PCI EN at reset) reset). UTOPIA_EN UTOPIA EN (BEA11) = 0 (disabled) By default, McBSP1 is enabled u on upon reset ( (UTOPIA is disabled). ) To T enable the UTOPIA peripheral, an bl h ih l external pullup resistor (1 k) must be rovided in provided on the BEA11 pin (setting UTOPIA_EN = 1 at reset). )
HRDY/PIRDY P4 HRDY All other standalone UTOPIA and PCI pins are tied-off internally (pins in Hi-Z) when the peripheral is disabled [UTOPIA_EN (BEA11) = 0 or PCI_EN = 0]. For the HD[31:0]/AD[31:0] multiplexed pins pin numbers, see the Terminal Functions table.
20
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions
SIGNAL NAME NO. TYPE IPD/ IPU CLOCK/PLL CONFIGURATION CLKIN CLKOUT4/GP1 CLKOUT6/GP2 CLKMODE1 CLKMODE0 PLLV TMS TDO TDI TCK TRST EMU9 EMU8 EMU7 EMU6 EMU5 EMU4 EMU3 EMU2 EMU1 EMU0 EMUCLK1 EMUCLK0 RESET NMI GP7/EXT_INT7 H4 AE6 AD6 G1 H2 J6 AB16 AE19 AF18 AF16 AB15 AE18 AC17 AF17 AD17 AE17 AC16 AD16 AE16 AC15 AF15 AC18 AD18 AC7 B4 AF4 I I/O/Z I/O/Z I I A# I O/Z I I I I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I I IPD IPU IPU IPU IPU IPD IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPD IPD IPD IPD IPD Clock Input. This clock is the input to the on-chip PLL. Clock output at 1/4 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 1 pin (I/O/Z). Clock output at 1/6 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 2 pin (I/O/Z). Clock mode select * Selects whether the CPU clock frequency = in ut clock frequency x1 (Bypass), x6, or x12. input (By ass), For more details on the CLKMODE pins and the PLL multiply factors, see the Clock PLL section of this data sheet. PLL voltage supply JTAG EMULATION JTAG test-port mode select JTAG test-port data out JTAG test-port data in JTAG test-port clock JTAG test-port reset Emulation pin 9. Reserved for future use, leave unconnected. Emulation pin 8. Reserved for future use, leave unconnected. Emulation pin 7. Reserved for future use, leave unconnected. Emulation pin 6. Reserved for future use, leave unconnected. Emulation pin 5. Reserved for future use, leave unconnected. Emulation pin 4. Reserved for future use, leave unconnected. Emulation pin 3. Reserved for future use, leave unconnected. Emulation pin 2. Reserved for future use, leave unconnected. Emulation pin 1|| Emulation pin 0|| Emulation clock 1. Reserved for future use, leave unconnected. Emulation clock 0. Reserved for future use, leave unconnected. Device reset Nonmaskable interrupt, edge-driven (rising edge) DESCRIPTION
RESETS, INTERRUPTS, AND GENERAL-PURPOSE INPUT/OUTPUTS
General-purpose in ut/out ut (GPIO) pins (I/O/Z) or external interrupts (input only). The General ur ose input/output ins interru ts default after reset setting is GPIO enabled as input-only. GP6/EXT_INT6 AD5 * When these pins function as External Interrupts [by selecting the corresponding interrupt I/O/Z IPU GP5/EXT_INT5 AE5 enable register bit (IER.[7:4])], they are edge-driven and the polarity can be independently GP4/EXT_INT4 AF5 selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0]). I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet. PLLV is not part of external voltage supply. See the Clock PLL section for information on how to connect this pin. # A = Analog signal (PLL Filter) || The EMU0 and EMU1 pins are internally pulled up with 30-k resistors; therefore, for emulation and normal operation, no external pullup/pulldown resistors are necessary. However, for boundary scan operation, pull down the EMU1 and EMU0 pins with a dedicated 1-k resistor.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
21
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME GP15/PRST GP14/PCLK GP13/PINTA GP12/PGNT GP11/PREQ GP10/PCBE3 GP9/PIDSEL GP3 GP0 CLKS2/GP8 NO. G3 F2 G4 J3 F1 L2 M3 AC6 AF6 IPD IPD I/O/Z TYPE IPD/ IPU DESCRIPTION
RESETS, INTERRUPTS, AND GENERAL-PURPOSE INPUT/OUTPUTS (CONTINUED) General-purpose input/output (GPIO) 15 pin (I/O/Z) or PCI reset (I). No function at default. GPIO 14 pin (I/O/Z) or PCI clock (I). No function at default. GPIO 13 pin (I/O/Z) or PCI interrupt A (O/Z). No function at default. GPIO 12 pin (I/O/Z) or PCI bus grant (I). No function at default. GPIO 11 pin (I/O/Z) or PCI bus request (O/Z). No function at default. GPIO 10 pin (I/O/Z) or PCI command/byte enable 3 (I/O/Z). No function at default. GPIO 9 pin (I/O/Z) or PCI initialization device select (I). No function at default. GPIO 3 pin (I/O/Z). GPIO 0 pin. The GP0 pin (I/O/Z) can be programmed to output as a general-purpose interrupt (GPINT) signal (output only). McBSP2 external clock source (CLKS2) [input only] [default] or this pin can be programmed as a GPIO 8 pin (I/O/Z). Clock output at 1/6 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 2 pin (I/O/Z). Clock output at 1/4 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 1 pin (I/O/Z).
AE4 AD6 AE6
I/O/Z I/O/Z I/O/Z
IPD IPD IPD
PRODUCT PREVIEW
CLKOUT6/GP2 CLKOUT4/GP1
HOST-PORT INTERFACE (HPI) or PERIPHERAL COMPONENT INTERCONNECT (PCI) PCI_EN HINT/PFRAME HCNTL1/ PDEVSEL HCNTL0/ PSTOP HHWIL/PTRDY HR/W/PCBE2 HAS/PPAR HCS/PPERR HDS1/PSERR HDS2/PCBE1 HRDY/PIRDY AA4 R4 R1 T4 R3 P1 T3 R2 T1 T2 P4 I I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z IPD PCI enable pin. This pin controls the selection (enable/disable) of the HPI and GP[15:9], or PCI peripherals. This pin works in conjunction with the MCBSP2_EN pin to enable/disable other peripherals (for more details, see the Device Configurations section of this data sheet). Host interrupt from DSP to host (O) [default] or PCI frame (I/O/Z) Host control - selects between control, address, or data registers (I) [default] or PCI device select (I/O/Z). Host control - selects between control, address, or data registers (I) [default] or PCI stop (I/O/Z) Host half-word select - first or second half-word (not necessarily high or low order) [For HPI16 bus width selection only] (I) [default] or PCI target ready (I/O/Z) Host read or write select (I) [default] or PCI command/byte enable 2 (I/O/Z) Host address strobe (I) [default] or PCI parity (I/O/Z) Host chip select (I) [default] or PCI parity error (I/O/Z) Host data strobe 1 (I) [default] or PCI system error (I/O/Z) Host data strobe 2 (I) [default] or PCI command/byte enable 1 (I/O/Z)
Host ready from DSP to host (O) [default] or PCI initiator ready (I/O/Z). I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
22
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME HD31/AD31 HD30/AD30 HD29/AD29 HD28/AD28 HD27/AD27 HD26/AD26 HD25/AD25 HD24/AD24 HD23/AD23 HD22/AD22 HD21/AD21 HD20/AD20 HD19/AD19 HD18/AD18 HD17/AD17 HD16/AD16 HD15/AD15 HD14/AD14 HD13/AD13 HD12/AD12 HD11/AD11 HD10/AD10 HD9/AD9 HD8/AD8 HD7/AD7 HD6/AD6 HD5/AD5 HD4/AD4 HD3/AD3 HD2/AD2 HD1/AD1 HD0/AD0 PCBE0 XSP_CS CLKX2/ XSP_CLK DR2/XSP_DI DX2/XSP_DO NO. J2 K3 J1 K4 K2 L3 K1 L4 L1 M4 M2 N4 M1 N5 N1 P5 U4 U1 U3 U2 V4 V1 V3 V2 W2 W4 Y1 Y3 Y2 Y4 AA1 AA3 W3 AD1 AC2 AB3 AA2 I/O/Z O I/O/Z I O/Z IPD IPD IPU IPU PCI command/byte enable 0 (I/O/Z). When PCI is disabled (PCI_EN = 0), this pin is tied-off. PCI serial interface chip select (O). When PCI is disabled (PCI_EN = 0), this pin is tied-off. McBSP2 transmit clock (I/O/Z) [default] or PCI serial interface clock (O). McBSP2 receive data (I) [default] or PCI serial interface data in (I). In PCI mode, this pin is connected to the output data pin of the serial PROM. McBSP2 transmit data (O/Z) [default] or PCI serial interface data out (O). In PCI mode, this pin is connected to the input data pin of the serial PROM. I/O/Z Host-port data ( (I/O/Z) [default] or PCI data-address bus ( )[ ] (I/O/Z) ) (PCI EN As HPI data bus (PCI_EN pin = 0) * Used for transfer of data, address, and control * Host-Port bus width user-configurable at device reset via a 10-k resistor pullup/pulldown g resistor on the HD5 pin: HD5 pin = 0: HPI o erates as an HPI16. in operates ( [ ] g [ ] (HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are reserved pins i the hi h i d i in h high-impedance state.) d ) HD5 pin = 1: HPI o erates as an HPI32. in operates (HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.) As PCI data-address bus (PCI EN pin = 1) (PCI_EN * Used for transfer of data and address TYPE IPD/ IPU DESCRIPTION
HOST-PORT INTERFACE (HPI) or PERIPHERAL COMPONENT INTERCONNECT (PCI) (CONTINUED)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
23
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME GP15/PRST GP14/PCLK GP13/PINTA GP12/PGNT GP11/PREQ GP10/PCBE3 GP9/PIDSEL ACE3 ACE2 ACE1 ACE0 ABE7 NO. G3 F2 G4 J3 F1 L2 M3 L26 K23 K24 K25 T23 T24 R25 R26 M25 M26 L23 L24 M22 N22 V23 P22 O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O I O IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU EMIFA peripheral data transfer, allows direct transfer between external peripherals EMIFA (64-BIT) - BUS ARBITRATIONk EMIFA hold-request-acknowledge to the host EMIFA hold request from the host EMIFA bus request output EMIFA external input clock. The EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) is selected at reset via the pullup/pulldown resistors on the BEA[17:16] pins. AECLKIN is the default for the EMIFA input clock. EMIFA output clock 2. Programmable to be EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) frequency divided-by-1, -2, or -4. EMIFA output clock 1 [at EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) frequency]. EMIFA byte enable control byte-enable * Decoded from the low-order address bits. The number of address bits or byte enables used depends on the width of external memory memory. * Byte-write enables for most types of memory * Can be directly connected to SDRAM read and write mask signal (SDQM) EMIFA memory space enables * Enabled by bits 28 through 31 of the word address in * Only one pin is asserted during any external data access I/O/Z TYPE IPD/ IPU DESCRIPTION
HOST-PORT INTERFACE (HPI) or PERIPHERAL COMPONENT INTERCONNECT (PCI) (CONTINUED) General-purpose input/output (GPIO) 15 pin (I/O/Z) or PCI reset (I). No function at default. GPIO 14 pin (I/O/Z) or PCI clock (I). No function at default. GPIO 13 pin (I/O/Z) or PCI interrupt A (O/Z). No function at default. GPIO 12 pin (I/O/Z) or PCI bus grant (I). No function at default. GPIO 11 pin (I/O/Z) or PCI bus request (O/Z). No function at default. GPIO 10 pin (I/O/Z) or PCI command/byte enable 3 (I/O/Z). No function at default. GPIO 9 pin (I/O/Z) or PCI initialization device select (I). No function at default. EMIFA (64-bit) - CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORYk
PRODUCT PREVIEW
ABE6 ABE5 ABE4 ABE3 ABE2 ABE1 ABE0 APDT AHOLDA AHOLD ABUSREQ
EMIFA (64-BIT) - ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROLk AECLKIN H25 I IPD
AECLKOUT2 AECLKOUT1
J23 J26
O/Z O/Z
IPD IPD
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet. kThe C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
24
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. TYPE IPD/ IPU DESCRIPTION
EMIFA (64-BIT) - ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROLk (CONTINUED) EMIFA asynchronous memory read-enable/SDRAM column-address strobe/programmable synchronous interface-address strobe or read-enable * For programmable synchronous interface, the RENEN field in the CE Space Secondary Control Register (CExSEC) selects between ASADS and ASRE: If RENEN = 0, then the ASADS/ASRE signal functions as the ASADS signal. If RENEN = 1, then the ASADS/ASRE signal functions as the ASRE signal. EMIFA asynchronous memory output-enable/SDRAM row-address strobe/programmable synchronous interface output-enable EMIFA asynchronous memory write-enable/SDRAM write-enable/programmable synchronous interface write-enable EMIFA SDRAM clock-enable (used for self-refresh mode). [EMIFA module only.] * If SDRAM is not in system, ASDCKE can be used as a general-purpose output. EMIFA synchronous memory output-enable for ACE3 (for glueless FIFO interface) Asynchronous memory ready input EMIFA (64-BIT) - ADDRESSk
AARE/ ASDCAS/ ASADS/ASRE
J25
O/Z
IPU
AAOE/ ASDRAS/ ASOE AAWE/ ASDWE/ ASWE ASDCKE ASOE3 AARDY AEA22 AEA21 AEA20 AEA19 AEA18 AEA17 AEA16 AEA15 AEA14 AEA13 AEA12 AEA11 AEA10 AEA9 AEA8 AEA7 AEA6 AEA5 AEA4
J24
O/Z
IPU
K26
O/Z
IPU
L25 R22 L22 T22 V24 V25 V26 U23 U24 U25 U26 T25 T26 R23 R24 P23 P24 P26 N23 N24 N26 M23
O/Z O/Z I
IPU IPU IPU
O/Z
IPD
EMIFA external address (doubleword address)
AEA3 M24 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) kThe C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
25
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME AED63 AED62 AED61 AED60 AED59 AED58 AED57 AED56 AED55 AED54 AED53 AED52 AED51 NO. AF24 AF23 AE23 AE22 AD22 AF22 AD21 AE21 AC21 AF21 AD20 AE20 AC20 AF20 AC19 AD19 W24 W23 Y26 Y23 Y25 Y24 AA26 AA23 AA25 AA24 AB26 AB24 AB25 AC25 AC26 AD26 C26 D26 D25 I/O/Z IPU EMIFA external data TYPE IPD/ IPU EMIFA (64-bit) - DATAk DESCRIPTION
PRODUCT PREVIEW
AED50 AED49 AED48 AED47 AED46 AED45 AED44 AED43 AED42 AED41 AED40 AED39 AED38 AED37 AED36 AED35 AED34 AED33 AED32 AED31 AED30 AED29
AED28 E25 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) kThe C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
26
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME AED27 AED26 AED25 AED24 AED23 AED22 AED21 AED20 AED19 AED18 AED17 AED16 AED15 AED14 AED13 AED12 AED11 AED10 AED9 AED8 AED7 AED6 AED5 AED4 AED3 AED2 AED1 NO. E24 E26 F24 F25 F23 F26 G24 G25 G23 G26 H23 H24 C19 D19 A20 D20 B20 C20 A21 D21 B21 C21 A22 C22 B22 B23 A23 I/O/Z IPU EMIFA external data TYPE IPD/ IPU DESCRIPTION EMIFA (64-bit) - DATAk (CONTINUED)
AED0 A24 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) kThe C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
27
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME BCE3 BCE2 BCE1 BCE0 BBE1 BBE0 BPDT BHOLDA BHOLD BBUSREQ NO. A13 C12 B12 A12 D13 C13 E12 E13 B19 E14 TYPE IPD/ IPU DESCRIPTION
EMIFB (16-bit) - CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORYk O/Z O/Z O/Z O/Z O/Z O/Z O/Z O I O IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU EMIFB byte-enable control * Decoded from the low-order address bits. The number of address bits or byte enables used depends on the width of external memory memory. * Byte-write enables for most types of memory * Can be directly connected to SDRAM read and write mask signal (SDQM) EMIFB peripheral data transfer, allows direct transfer between external peripherals EMIFB (16-BIT) - BUS ARBITRATIONk EMIFB hold-request-acknowledge to the host EMIFB hold request from the host EMIFB bus request output EMIFB external input clock. The EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) is selected at reset via the pullup/pulldown resistors on the BEA[15:14] pins. BECLKIN is the default for the EMIFB input clock. EMIFB output clock 2. Programmable to be EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) frequency divided by 1, 2, or 4. EMIFB output clock 1 [at EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) frequency]. EMIFB asynchronous memory read-enable/SDRAM column-address strobe/programmable synchronous interface-address strobe or read-enable * For programmable synchronous interface, the RENEN field in the CE Space Secondary Control Register (CExSEC) selects between BSADS and BSRE: If RENEN = 0, then the BSADS/BSRE signal functions as the BSADS signal. If RENEN = 1, then the BSADS/BSRE signal functions as the BSRE signal. EMIFB asynchronous memory output-enable/SDRAM row-address strobe/programmable synchronous interface output-enable EMIFB asynchronous memory write-enable/SDRAM write-enable/programmable synchronous interface write-enable EMIFB synchronous memory output enable for BCE3 (for glueless FIFO interface) EMIFB memory space enables * Enabled by bits 26 through 31 of the word address * Only one pin is asserted during any external data access in
PRODUCT PREVIEW
EMIFB (16-BIT) - ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROLk BECLKIN A11 I IPD
BECLKOUT2 BECLKOUT1
D11 D12
O/Z O/Z
IPD IPD
BARE/ BSDCAS/ BSADS/BSRE
A10
O/Z
IPU
BAOE/ BSDRAS/ BSOE BAWE/BSDWE/ BSWE BSOE3
B11
O/Z
IPU
C11 E15
O/Z O/Z
IPU IPU
BARDY E11 I IPU EMIFB asynchronous memory ready input I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) kThe C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
28
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. TYPE IPD/ IPU EMIFB (16-BIT) - ADDRESSk BEA20 BEA19 BEA18 BEA17 BEA16 BEA15 BEA14 BEA13 BEA12 BEA11 BEA10 BEA9 BEA8 BEA7 BEA6 BEA5 BEA4 BEA3 BEA2 BEA1 E16 D18 C18 B18 A18 D17 C17 B17 A17 D16 C16 I/O/Z B16 A16 D15 C15 B15 A15 D14 C14 A14 IPD IPU IPU EMIFB external address (half-word address) (O/Z) * Also controls initialization of DSP modes at reset (I) via pullup/pulldown resistors - Device Endian mode BEA20: 0 - Big Endian 1 - Little Endian (default mode) - Boot mode BEA[19:18]: 00 - No boot 01 - HPI boot 10 - EMIFB 8-bit ROM boot with default timings (default mode) 11 - Reserved - EMIF clock select BEA[17:16]: Clock mode select for EMIFA (AECLKIN_SEL[1:0]) 00 - AECLKIN (default mode) 01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved BEA[15:14]: Clock mode select for EMIFB (BECLKIN_SEL[1:0]) 00 - BECLKIN (default mode) 01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved - PCI EEPROM Auto-Initialization (EEAI) BEA[13]: PCI auto initialization via external EEPROM auto-initialization If the PCI peripheral is disabled (PCI_EN pin = 0), this pin must not be pulled up. 0 - PCI auto initialization through EEPROM is disabled (default). auto-initialization 1 - PCI auto-initialization through EEPROM is enabled. - UTOPIA Enable (UTOPIA_EN) BEA[11]: UTOPIA peripheral enable (functional) eri heral 0 - UTOPIA disabled (McBSP1 enabled) [default] 1 - UTOPIA enabled (McBSP1 disabled) For p ope de ce ope a o , the BEA7 p must be e e a y pu ed up with a 1-k o proper device operation, e pin us externally pulled resistor. For more details, see the Device Configurations section of this data sheet. EMIFB (16-bit) - DATAk BED15 BED14 BED13 BED12 D7 B6 C7 A6 I/O/Z IPU EMIFB external data DESCRIPTION
BED11 D8 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) kThe C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
29
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME BED10 BED9 BED8 BED7 BED6 BED5 BED4 BED3 BED2 BED1 BED0 TOUT2 NO. B7 C8 A7 C9 B8 D9 B9 C10 A9 D10 B10 TIMER 2 A4 C5 B5 A5 D6 C6 O/Z I O/Z I O/Z I IPD IPD IPD IPD IPD IPD Timer 2 or general-purpose output Timer 2 or general-purpose input TIMER 1 TOUT1 TINP1 TOUT0 TINP0 Timer 1 or general-purpose output Timer 1 or general-purpose input TIMER 0 Timer 0 or general-purpose output Timer 0 or general-purpose input McBSP2 enable pin. This pin works in conjunction with the PCI_EN pin to enable/disable other peripherals (for more details, see the Device Configurations section of this data sheet). McBSP2 external clock source (CLKS2) [input only] [default] or this pin can also be programmed as a GPIO 8 pin (I/O/Z). McBSP2 receive clock. When McBSP2 is disabled (PCI_EN and MCBSP2_EN pin = 0), this pin is tied-off. McBSP2 transmit clock (I/O/Z) [default] or PCI serial interface clock (O). McBSP2 receive data (I) [default] or PCI serial interface data in (I). In PCI mode, this pin is connected to the output data pin of the serial PROM. McBSP2 transmit data (O/Z) [default] or PCI serial interface data out (O). In PCI mode, this pin is connected to the input data pin of the serial PROM. McBSP2 receive frame sync. When McBSP2 is disabled (PCI_EN and MCBSP2_EN pin = 0), this pin is tied-off. McBSP2 transmit frame sync. When McBSP2 is disabled (PCI_EN and MCBSP2_EN pin = 0), this pin is tied-off. I/O/Z IPU EMIFB external data TYPE IPD/ IPU DESCRIPTION EMIFB (16-bit) - DATAk (CONTINUED)
PRODUCT PREVIEW
TINP2
MULTICHANNEL BUFFERED SERIAL PORT 2 (McBSP2) MCBSP2_EN CLKS2/GP8 CLKR2 CLKX2/ XSP_CLK DR2/XSP_DI DX2/XSP_DO FSR2 FSX2 AF3 AE4 AB1 AC2 AB3 AA2 AC1 AB2 I I/O/Z I/O/Z I/O/Z I O/Z I/O/Z I/O/Z IPD IPD IPD IPD IPU IPU IPD IPD
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet. kThe C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.
30
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME CLKS1/ URADDR3 CLKR1/ URADDR2 CLKX1/ URADDR4 DR1/ UXADDR1 DX1/ UXADDR4 FSR1/ UXADDR2 FSX1/ UXADDR3 NO. TYPE IPD/ IPU DESCRIPTION
MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) AC8 AC10 AB12 AF11 AB11 AC9 AB13 I I/O/Z I/O/Z I I/O/Z I/O/Z I/O/Z McBSP1 external clock source (as opposed to internal) (I) [default] or UTOPIA receive address 3 pin (I) McBSP1 receive clock (I/O/Z) [default] or UTOPIA receive address 2 pin (I) McBSP1 transmit clock (I/O/Z) [default] or UTOPIA receive address 4 pin (I) McBSP1 receive data (I) [default] or UTOPIA transmit address 1 pin (I) McBSP1 transmit data (O/Z) [default] or UTOPIA transmit address 4 pin (I) McBSP1 receive frame sync (I/O/Z) [default] or UTOPIA transmit address 2 pin (I) McBSP1 transmit frame sync (I/O/Z) [default] or UTOPIA transmit address 3 pin (I)
CLKS0 CLKR0 CLKX0 DR0 DX0 FSR0 FSX0
F4 D1 E1 D2 E2 C1 E3
I I/O/Z I/O/Z I O/Z I/O/Z I/O/Z
IPD IPD IPD IPU IPU IPD IPD
McBSP0 external clock source (as opposed to internal) McBSP0 receive clock McBSP0 transmit clock McBSP0 receive data McBSP0 transmit data McBSP0 receive frame sync McBSP0 transmit frame sync
UNIVERSAL TEST AND OPERATIONS PHY INTERFACE FOR ASYNCHRONOUS TRANSFER MODE (ATM) [UTOPIA SLAVE] UTOPIA SLAVE (ATM CONTROLLER) - TRANSMIT INTERFACE UXCLK AD11 I h Source clock for UTOPIA transmit driven by Master ATM Controller. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off. Transmit cell available status output signal from UTOPIA Slave. 0 indicates a complete cell is NOT available for transmit 1 indicates a complete cell is available for transmit When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off. UTOPIA transmit interface enable input signal. Asserted by the Master ATM Controller to indicate that the UTOPIA Slave should put out on the Transmit Data Bus the first byte of valid data and the UXSOC signal in the next clock cycle. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off. Transmit Start-of-Cell signal. This signal is output by the UTOPIA Slave on the rising edge of the UXCLK, indicating that the first valid byte of the cell is available on the 8-bit Transmit Data Bus (UXDATA[7:0]). When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
UXCLAV
AC14
O/Z
UXENB
AE15
I
UXSOC
AC13
O/Z
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet. hExternal pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used to externally pull down each of these pins. If these pins are "no connects", then only UXCLK and URCLK need to be pulled down and other pulldowns are not necessary. External pullups required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used to externally pull up each of these pins. If these pins are "no connects", then the pullups are not necessary.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
31
PRODUCT PREVIEW
MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. TYPE IPD/ IPU DESCRIPTION
UTOPIA SLAVE (ATM CONTROLLER) - TRANSMIT INTERFACE (CONTINUED) DX1/ UXADDR4 FSX1/ UXADDR3 FSR1/ UXADDR2 DR1/ UXADDR1 UXADDR0 UXDATA7 UXDATA6 UXDATA5 UXDATA4 UXDATA3 UXDATA2 UXDATA1 UXDATA0 AB11 AB13 AC9 AF11 AE9 AD10 AD9 AD8 AE8 AF9 AF7 AE7 AD7 UTOPIA SLAVE (ATM CONTROLLER) - RECEIVE INTERFACE URCLK AD12 I h Source clock for UTOPIA receive driven by Master ATM Controller. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off. Receive cell available status output signal from UTOPIA Slave. 0 indicates NO space is available to receive a cell from Master ATM Controller 1 indicates space is available to receive a cell from Master ATM Controller When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off. UTOPIA receive interface enable input signal. Asserted by the Master ATM Controller to indicate to the UTOPIA Slave to sample the Receive Data Bus (URDATA[7:0]) and URSOC signal in the next clock cycle or thereafter. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off. Receive Start-of-Cell signal. This signal is output by the Master ATM Controller to indicate to the UTOPIA Slave that the first valid byte of the cell is available to sample on the 8-bit Receive Data Bus (URDATA[7:0]). When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off. O/Z 8 bit 8-bit Transmit Data Bus Using the Transmit Data Bus, the UTOPIA Slave (on the rising edge of the UXCLK) transmits the 8-bit ATM cells to the Master ATM Controller 8 bit Controller. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied(UTOPIA EN off. I/O/Z I/O/Z I/O/Z I I For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the MULTICHAN(UTOPIA EN NEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table. McBSP1 [default] or UTOPIA transmit address pins A UTOPIA transmit address pins UXADDR[4:0] (I), UTOPIA_EN (BEA pin) = 1: i dd i UXADDR[ ] (I) UTOPIA EN (BEA11 i ) As * 5-bit Slave transmit address input pins driven by the Master ATM Controller to identify and select one of the Slave devices (up to 31 possible) in the ATM System. * UXADDR0 pin is tied off when the UTOPIA peripheral is disabled [ [UTOPIA_EN _ (BEA11 pin) = 0] i)
PRODUCT PREVIEW
URCLAV
AF14
O/Z
URENB
AD15
I
URSOC
AB14
I
h
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet. hExternal pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used to externally pull down each of these pins. If these pins are "no connects", then only UXCLK and URCLK need to be pulled down and other pulldowns are not necessary. External pullups required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used to externally pull up each of these pins. If these pins are "no connects", then the pullups are not necessary.
32
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. TYPE IPD/ IPU DESCRIPTION
UTOPIA SLAVE (ATM CONTROLLER) - RECEIVE INTERFACE (CONTINUED) CLKX1/ URADDR4 CLKS1/ URADDR3 CLKR1/ URADDR2 URADDR1 URADDR0 URDATA7 URDATA6 URDATA5 URDATA4 URDATA3 URDATA2 URDATA1 URDATA0 AB12 AC8 AC10 AF10 AE10 AF12 AE11 AF13 AC11 AC12 AE12 AD14 AD13 RESERVED FOR TEST F3 RSV R5 G14 H7 RSV N20 P7 Y13 RSV R6 A3 G2 H3 J4 RSV K6 N3 P3 W25 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k resistor should be used.) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet. hExternal pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used to externally pull down each of these pins. If these pins are "no connects", then only UXCLK and URCLK need to be pulled down and other pulldowns are not necessary. External pullups required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used to externally pull up each of these pins. If these pins are "no connects", then the pullups are not necessary. Reserved (leave unconnected do not connect to power or ground) unconnected, Reserved. This pin must be connected directly to DVDD for proper device operation. Reserved. These pins must be connected directly to CVDD for proper device operation. ins ro er o eration. Reserved. These pins must be externally pulled up via a 10-k resistor for proper device ins ulled u 10 k ro er operation. I h 8 bit 8-bit Receive Data Bus. Using the Receive Data Bus, the UTOPIA Slave (on the rising edge of the URCLK) can receive the 8-bit ATM cell data from the Master ATM Controller. 8 bit Controller When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied(UTOPIA EN off. I/O/Z I I/O/Z I I For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the MULTICHAN(UTOPIA EN [default]) MULTICHAN NEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table. McBSP1 [default] or UTOPIA receive address pins As UTOPIA receive address pins URADDR[4:0] (I) UTOPIA_EN (BEA11 pin) = 1: (I), UTOPIA EN * 5-bit Slave receive address input pins driven by the Master ATM Controller to identify and select one of the Slave devices (up to 31 possible) in the ATM System. (u ossible) * URADDR1 and URADDR0 pins are tied off when the UTOPIA peripheral is disabled [UTOPIA_EN [UTOPIA EN (BEA11 pin) = 0] in)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
33
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. A2 A25 B1 B14 B26 E7 E8 E10 E17 E19 E20 F9 F12 TYPE DESCRIPTION SUPPLY VOLTAGE PINS
PRODUCT PREVIEW
F15 F18 G5 G22 H5 H22 DVDD J21 K5 K22 L5 M5 M6 M21 N2 P25 R21 T5 U5 U22 V6 V21 W5 W22 Y5 Y22 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground S 3.3-V 3 3 V supply voltage
34
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. AA9 AA12 AA15 AA18 AB7 AB8 AB10 DVDD AB17 AB19 AB20 AE1 AE13 AE26 AF2 AF25 A1 A26 B2 B25 C3 C24 D4 D23 E5 E22 F6 F7 CVDD F20 F21 G6 G7 G8 G10 G11 G13 G16 G17 G19 G20 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground 1.2-V su ly voltage ( 400, -500 device s eeds) (-400, 500 speeds) 1.2 V supply 1.4 V supply voltage (-600 device speed) S 3.3-V supply voltage 3.3 V su ly TYPE DESCRIPTION SUPPLY VOLTAGE PINS (CONTINUED)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
35
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. G21 H20 K7 K20 L7 L20 N7 P20 T7 T20 U7 U20 W7 TYPE DESCRIPTION SUPPLY VOLTAGE PINS (CONTINUED)
PRODUCT PREVIEW
W20 Y6 Y7 Y8 Y10 Y11 CVDD Y14 Y16 Y17 Y19 Y20 Y21 AA6 AA7 AA20 AA21 AB5 AB22 AC4 AC23 AD3 AD24 AE2 AE25 AF1 AF26 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground S 1.2-V 1 2 V supply voltage ( 400 -500 d i speeds) l lt (-400, 500 device d) 1.4 1 4 V supply voltage (-600 device speed)
36
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. A8 A19 B3 B13 B24 C2 C4 C23 C25 D3 D5 D22 D24 E4 E6 E9 E18 E21 E23 VSS F5 F8 F10 F11 F13 F14 F16 F17 F19 F22 G9 G12 G15 G18 H1 H6 H21 H26 J5 J7 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground GND Ground pins ins TYPE GROUND PINS DESCRIPTION
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
37
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. J20 J22 K21 L6 L21 M7 M20 N6 N21 N25 P2 P6 P21 TYPE DESCRIPTION GROUND PINS (CONTINUED)
PRODUCT PREVIEW
R7 R20 T6 T21 U6 U21 VSS V5 V7 V20 V22 W1 W6 W21 W26 Y9 Y12 Y15 Y18 AA5 AA8 AA10 AA11 AA13 AA14 AA16 AA17 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground GND Ground pins ins
38
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
Terminal Functions (Continued)
SIGNAL NAME NO. AA19 AA22 AB4 AB6 AB9 AB18 AB21 AB23 AC3 AC5 VSS AC22 AC24 AD2 AD4 AD23 AD25 AE3 AE14 AE24 AF8 AF19 I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground GND Ground pins ins TYPE DESCRIPTION GROUND PINS (CONTINUED)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
39
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
development support
TI offers an extensive line of development tools for the TMS320C6000 DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The following products support development of C6000 DSP-based applications: Software Development Tools: Code Composer Studio Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application. Hardware Development Tools: Extended Development System (XDS) Emulator (supports C6000 DSP multiprocessor system debug) EVM (Evaluation Module) The TMS320 DSP Development Support Reference Guide (SPRU011) contains information about development-support products for all TMS320 DSP family member devices, including documentation. See this document for further information on TMS320 DSP documentation or any TMS320 DSP support products from Texas Instruments. An additional document, the TMS320 Third-Party Support Reference Guide (SPRU052), contains information about TMS320 DSP-related products from other companies in the industry. To receive TMS320 DSP literature, contact the Literature Response Center at 800/477-8924. For a complete listing of development-support tools for the TMS320C6000 DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.
PRODUCT PREVIEW
Code Composer Studio, XDS, and TMS320 are trademarks of Texas Instruments.
40
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
device and development-support tool nomenclature To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320 DSP devices and support tools. Each TMS320 DSP family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX / TMDX) through fully qualified production devices/tools (TMS / TMDS). Device development evolutionary flow: TMX Experimental device that is not necessarily representative of the final device's electrical specifications Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification Fully qualified production device
TMP
TMS
Support tool development evolutionary flow: TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing. Fully qualified development-support product
TMDS
TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer: "Developmental product is intended for internal evaluation purposes." TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies. Predictions show that prototype devices ( TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used. To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320 DSP devices and support tools. Each TMS320 DSP family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX / TMDX) through fully qualified production devices/tools (TMS / TMDS). TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GLZ), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -600 is 600 MHz). Figure 4 provides a legend for reading the complete device name for any TMS320C6000 DSP platform member.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
41
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
device and development-support tool nomenclature (continued)
TMS 320 PREFIX TMX = Experimental device TMP = Prototype device TMS = Qualified device SMX= Experimental device, MIL SMJ = MIL-PRF-38535, QML SM = High Rel (non-38535)
C 6415
GLZ
()
600 DEVICE SPEED RANGE 100 MHz 120 MHz 150 MHz 167 MHz 200 MHz 233 MHz 250 MHz 300 MHz 400 MHz 500 MHz 600 MHz
DEVICE FAMILY 320 = TMS320t DSP family
TEMPERATURE RANGE (DEFAULT: 0C TO 90C) Blank = 0C to 90C, commercial temperature A = -40C to 105C, extended temperature PACKAGE TYPE GFN = 256-pin plastic BGA GGP = 352-pin plastic BGA GJC = 352-pin plastic BGA GJL = 352-pin plastic BGA GLS = 384-pin plastic BGA GLW = 340-pin plastic BGA GHK = 288-pin plastic MicroStar BGAt GLZ = 532-pin plastic BGA DEVICE C6000 DSP: 6201 6202 6202B 6203
TECHNOLOGY C = CMOS
PRODUCT PREVIEW
6204 6205 6211 6211B
6701 6711 6711B 6712
6414 6415 6416
BGA =
Ball Grid Array
Figure 4. TMS320C6000 DSP Device Nomenclature (Including the TMS320C6415 Device)
MicroStar BGA is a trademark of Texas Instruments.
42
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
documentation support
Extensive documentation supports all TMS320 DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000 DSP devices: The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189) describes the C6000 DSP CPU (core) architecture, instruction set, pipeline, and associated interrupts. The TMS320C6000 Peripherals Reference Guide (literature number SPRU190) describes the functionality of the peripherals available on the C6000 DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, multichannel buffered serial ports (McBSPs), an 8-bit Universal Test and Operations PHY Interface for ATM Slave (UTOPIA Slave) port, 32-/16-bit host-port interfaces (HPIs), a peripheral component interconnect (PCI), expansion bus (XB), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); general-purpose timers, general-purpose input/output (GPIO) port, and power-down modes. This guide also includes information on internal data and program memories.
The TMS320C64x Technical Overview (literature number SPRU395) gives an introduction to the C64x digital signal processor, and discusses the application areas that are enhanced by the C64x DSP VelociTI.2 VLIW architecture. The TMS320C6414 Fixed-Point Digital Signal Processor data sheet (literature number SPRS134) describes the features of the TMS320C6414 fixed-point DSP and provides pinouts, electrical specifications, and timings for the device. The TMS320C6416 Fixed-Point Digital Signal Processor data sheet (literature number SPRS164) describes the features of the TMS320C6416 fixed-point DSP and provides pinouts, electrical specifications, and timings for the device. The tools support documentation is electronically available within the Code Composer Studio Integrated Development Environment (IDE). For a complete listing of C6000 DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). See the Worldwide Web URL for the How To Begin Development Today With the TMS320C6414, TMS320C6415, and TMS320C6416 DSPs application report (literature number SPRA718), which describes in more details the compatibility and similarities/differences among the C6414, C6415, C6416, and C6211 devices.
C67x is a trademark of Texas Instruments.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
43
PRODUCT PREVIEW
The TMS320C6000 Technical Brief (literature number SPRU197) gives an introduction to the C62x/C67x devices, associated development tools, and third-party support.
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
clock PLL
Most of the internal C64x DSP clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock. To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5 shows the external PLL circuitry for either x1 (PLL bypass) or other PLL multiply modes. To minimize the clock jitter, a single clean power supply should power both the C64x DSP device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the input and output clocks electricals section. Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the DSP requirements in this data sheet (see the electrical characteristics over recommended ranges of suppy voltage and operating case temperature table and the input and output clocks electricals section). Table 8 lists some examples of compatible CLKIN external clock sources: Table 8. Compatible CLKIN External Clock Sources
PRODUCT PREVIEW
COMPATIBLE PARTS FOR EXTERNAL CLOCK SOURCES (CLKIN)
PART NUMBER JITO-2 STA series, ST4100 series
MANUFACTURER Fox Electronix SaRonix Corporation Epson America Corning Frequency Control Integrated Circuit Systems
Oscillators
SG-636 342 MK1711-S, ICS525-02
PLL
3.3V PLLV EMI Filter CLKMODE0 CLKMODE1 C1 10 mF C2 0.1 mF CLKIN
PLL
PLLMULT PLLCLK CLKIN 1 0
Internal to C6415
CPU CLOCK
(For the PLL Options, CLKMODE Pins Setup, and PLL Clock Frequency Ranges see Table 9.)
NOTES: A. Place all PLL external components (C1, C2, and the EMI Filter) as close to the C6000 DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown. B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI Filter). C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD. D. EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.
Figure 5. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode
44
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
clock PLL (continued)
Table 9. TMS320C6415 PLL Multiply Factor Options, Clock Frequency Ranges, and Typical Lock Time
GLZ PACKAGE - 23 x 23 mm BGA CLKMODE1 CLKMODE0 0 0 1 0 1 0 CLKMODE (PLL MULTIPLY FACTORS) Bypass (x1) x6 x12 CLKIN RANGE (MHz) 30-75 30-75 30-50 CPU CLOCK FREQUENCY RANGE (MHz) 30-75 180-450 360-600 CLKOUT4 RANGE (MHz) 7.5-18.8 45-112.5 90-150 CLKOUT6 RANGE (MHz) 5-12.5 30-75 60-100 75 TYPICAL LOCK TIME (s) N/A
1 1 Reserved - - - - - These clock frequency range values are applicable to a C6415-600 speed device. For -400 and -500 device speed values, see the CLKIN timing requirements table for the specific device speed. Use external pullup resistors on the CLKMODE pins (CLKMODE1 and CLKMODE0) to set the C6415 device to one of the valid PLL multiply clock modes (x6 or x12). With internal pulldown resistors on the CLKMODE pins (CLKMODE1, CLKMODE0), the default clock mode is x1 (bypass). Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 s, the maximum value may be as long as 250 s.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
45
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
power-supply sequencing
TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage. system-level design considerations System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board. power-supply design considerations A dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O power up. A Schottky diode can also be used to tie the core rail to the I/O rail. Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000 platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.
PRODUCT PREVIEW
46
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
absolute maximum ratings over operating case temperature range (unless otherwise noted)
Supply voltage ranges: CVDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 V to 2.3 V DVDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 4 V Input voltage ranges: (except PCI), VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 4 V (PCI), VIP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to DVDD + 0.5 V Output voltage ranges: (except PCI), VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 4 V (PCI), VOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to DVDD + 0.5 V Operating case temperature range, TC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0_C to 90_C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65_C to 150_C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS.
recommended operating conditions
MIN CVDD DVDD VSS VIH VIL VIP VIHP VILP IOH IOL Supply voltage, Core (-400, -500 device speeds) Supply voltage, Core (-600 device speed) Supply voltage, I/O Supply ground High-level input voltage (except PCI) Low-level input voltage (except PCI) Input voltage (PCI) High-level input voltage (PCI) Low-level input voltage (PCI) except CLKOUT4 and CLKOUT6 High-level High level output current Low-level Low level output current CLKOUT4 and CLKOUT6 except CLKOUT4 and CLKOUT6 CLKOUT4 and CLKOUT6 -0.5 0.5DVDD -0.5 1.16 1.36 3.14 0 2 0.8 DVDD + 0.5 DVDD + 0.5 0.3DVDD -8 -16 8 16 NOM 1.2 1.4 3.3 0 MAX 1.24 1.44 3.46 0 V V V V V V V V mA mA mA mA UNIT
TC Operating case temperature 0 90 _C Future variants of the C641x DSPs may operate at voltages ranging from 1.2 V to 1.4 V to provide a range of system power/performance options. TI highly recommends that users design-in a supply that can handle multiple voltages within this range (i.e., 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.4 V with 3% tolerances) by implementing simple board changes such as reference resistor values or input pin configuration modifications. Examples of such supplies include the PT4660, PT5500, PT5520, PT6440, and PT6930 series from Power Trends, a subsidiary of Texas Instruments. Not incorporating a flexible supply may limit the system's ability to easily adapt to future versions of C641x devices.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
47
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)
PARAMETER VOH VOHP VOL VOLP II IIP IOZ IDD2V IDD2V IDD3V Ci High-level output voltage (except PCI) High-level output voltage (PCI) Low-level output voltage (except PCI) Low-level output voltage (PCI) Input current (except PCI) Input leakage current (PCI) Off-state output current Supply current, CPU + CPU memory access Supply current, peripherals Supply current, I/O pins Input capacitance TEST CONDITIONS DVDD = MIN, IOHP = -0.5 mA, DVDD = MIN, IOLP = 1.5 mA, VI = VSS to DVDD 0 < VIP < DVDD, VO = DVDD or 0 V CVDD = NOM, CPU clock = 400 MHz CVDD = NOM, CPU clock = 400 MHz DVDD = NOM, CPU clock = 400 MHz TBD TBD TBD 10 IOH = MAX 3.3 V IOL = MAX 3.3 V 3.3 V MIN 2.4 0.9DVDD 0.4 0.1DVDD 150 10 10 TYP MAX UNIT V V V V uA uA uA mA mA mA pF
PRODUCT PREVIEW
Co Output capacitance 10 pF For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table. PCI input leakage currents include Hi-Z output leakage for all bidirectional buffers with 3-state outputs. Measured with average activity (50% high/50% low power). For more details on CPU, peripheral, and I/O activity, refer to the TMS320C6000 Power Consumption Summary application report (literature number SPRA486).
48
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PARAMETER MEASUREMENT INFORMATION
IOL Tester Pin Electronics 50 Output Under Test
Vcomm
CT IOH Where: IOL IOH Vcomm CT = = = = 2 mA 2 mA 0.8 V 10-15-pF typical load-circuit capacitance
Figure 6. Test Load Circuit for AC Timing Measurements
signal transition levels
All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.
Vref = 1.5 V
Figure 7. Input and Output Voltage Reference Levels for AC Timing Measurements All rise and fall transition timing parameters are referenced to VIL MAX and VIH MIN for input clocks, VOL MAX and VOH MIN for output clocks, VILP MAX and VIHP MIN for PCI input clocks, and VOLP MAX and VOHP MIN for PCI output clocks.
Vref = VIH MIN (or VOH MIN or VIHP MIN or VOHP MIN) Vref = VIL MAX (or VOL MAX or VILP MAX or VOLP MAX)
Figure 8. Rise and Fall Transition Time Voltage Reference Levels
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
49
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PARAMETER MEASUREMENT INFORMATION (CONTINUED) timing parameters and board routing analysis
The timing parameter values specified in this data sheet do not include delays by board routings. As a good board design practice, such delays must always be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic hardware such as buffers may be used to compensate any timing differences. For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see Table 10 and Figure 9). Figure 9 represents a general transfer between the DSP and an external device. The figure also represents board route delays and how they are perceived by the DSP and the external device. Table 10. IBIS Timing Parameters Example (see Figure 9)
NO. 1 2 3 4 5 6 7 8 9 10 11 ECLKOUTx (Output from DSP) 1 ECLKOUTx (Input to External Device) Control Signals (Output from DSP) 3 4 5 Control Signals (Input to External Device) Data Signals (Output from External Device) Data Signals (Input to DSP) Control signals include data for Writes. Data signals are generated during Reads from an external device. 6 7 8 2 DESCRIPTION Clock route delay Minimum DSP hold time Minimum DSP setup time External device hold time requirement External device setup time requirement Control signal route delay External device hold time External device access time DSP hold time requirement DSP setup time requirement Data route delay
PRODUCT PREVIEW
10 11
9
Figure 9. IBIS Input/Output Timings
50
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
INPUT AND OUTPUT CLOCKS timing requirements for CLKIN for -400 speed devices (see Figure 10)
-400 NO. 1 2 3 tc(CLKIN) tw(CLKINH) tw(CLKINL) tt(CLKIN) Cycle time, CLKIN Pulse duration, CLKIN high Pulse duration, CLKIN low PLL MODE x12 MIN 30 0.4C 0.4C MAX 33.3 PLL MODE x6 MIN 15 0.4C 0.4C 5 MAX 33.3 x1 (BYPASS) MIN 13.3 0.45C 0.45C 1 MAX 33.3 ns ns ns ns UNIT
4 Transition time, CLKIN 5 The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. For more details on the PLL multiplier factors (x6, x12), see the Clock PLL section of this data sheet. C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.
timing requirements for CLKIN for -500 speed devices (see Figure 10)
-500 NO. 1 2 3 4 tc(CLKIN) tw(CLKINH) tw(CLKINL) tt(CLKIN) Cycle time, CLKIN Pulse duration, CLKIN high Pulse duration, CLKIN low Transition time, CLKIN PLL MODE x12 MIN 24 0.4C 0.4C 5 MAX 33.3 PLL MODE x6 MIN 13.3 0.4C 0.4C 5 MAX 33.3 x1 (BYPASS) MIN 13.3 0.45C 0.45C 1 MAX 33.3 ns ns ns ns UNIT
The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. For more details on the PLL multiplier factors (x6, x12), see the Clock PLL section of this data sheet. C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.
timing requirements for CLKIN for -600 speed devices (see Figure 10)
-600 NO. 1 2 3 4 tc(CLKIN) tw(CLKINH) tw(CLKINL) tt(CLKIN) Cycle time, CLKIN Pulse duration, CLKIN high Pulse duration, CLKIN low Transition time, CLKIN PLL MODE x12 MIN 20 0.4C 0.4C 5 MAX 33.3 PLL MODE x6 MIN 13.3 0.4C 0.4C 5 MAX 33.3 x1 (BYPASS) MIN 13.3 0.45C 0.45C 1 MAX 33.3 ns ns ns ns UNIT
The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. For more details on the PLL multiplier factors (x6, x12), see the Clock PLL section of this data sheet. C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.
1 2 CLKIN 3
4
4
Figure 10. CLKIN Timing
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
51
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
INPUT AND OUTPUT CLOCKS (CONTINUED) switching characteristics over recommended operating conditions for CLKOUT4 (see Figure 11)
-400 -500 -600 CLKMODE = x1, x6, x12 MIN 1 2 3 4 tc(CKO4) tw(CKO4H) tw(CKO4L) tt(CKO4) Cycle time, CLKOUT4 Pulse duration, CLKOUT4 high Pulse duration, CLKOUT4 low Transition time, CLKOUT4 4P - 0.7 2P - 0.7 2P - 0.7 MAX 4P + 0.7 2P + 0.7 2P + 0.7 1 ns ns ns ns
NO.
PARAMETER
UNIT
The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns. P = 1/CPU clock frequency in nanoseconds (ns)
PRODUCT PREVIEW
1 2 CLKOUT4 3
4
4
Figure 11. CLKOUT4 Timing
switching characteristics over recommended operating conditions for CLKOUT6 (see Figure 12)
-400 -500 -600 CLKMODE = x1, x6, x12 MIN 1 2 3 4 tc(CKO6) tw(CKO6H) tw(CKO6L) tt(CKO6) Cycle time, CLKOUT6 Pulse duration, CLKOUT6 high Pulse duration, CLKOUT6 low Transition time, CLKOUT6 6P - 0.7 3P - 0.7 3P - 0.7 MAX 6P + 0.7 3P + 0.7 3P + 0.7 1 ns ns ns ns
NO.
PARAMETER
UNIT
The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns. P = 1/CPU clock frequency in nanoseconds (ns) 1 2 CLKOUT6 3 4
4
Figure 12. CLKOUT6 Timing
52
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
INPUT AND OUTPUT CLOCKS (CONTINUED) timing requirements for ECLKIN for EMIFA and EMIFB (see Figure 13)
NO. -400 -500 -600 MIN 1 2 3 4 tc(EKI) tw(EKIH) tw(EKIL) tt(EKI) Cycle time, ECLKIN Pulse duration, ECLKIN high Pulse duration, ECLKIN low Transition time, ECLKIN 7.5 3.38 3.38 2 MAX 16P ns ns ns UNIT
ns P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. The C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted. 1 2 ECLKIN 3 4
4
Figure 13. ECLKIN Timing for EMIFA and EMIFB
switching characteristics over recommended operating conditions for ECLKOUT1 for EMIFA and EMIFB modules#|| (see Figure 14)
-400 -500 -600 MIN 1 2 3 4 5 6 tc(EKO1) tw(EKO1H) tw(EKO1L) tt(EKO1) td(EKIH-EKO1H) td(EKIL-EKO1L) Cycle time, ECLKOUT1 Pulse duration, ECLKOUT1 high Pulse duration, ECLKOUT1 low Transition time, ECLKOUT1 Delay time, ECLKIN high to ECLKOUT1 high Delay time, ECLKIN low to ECLKOUT1 low 3 3 E - 0.7 EH - 0.7 EL - 0.7 MAX E + 0.7 EH + 0.7 EL + 0.7 1 8 8 ns ns ns ns ns
NO.
PARAMETER
UNIT
ns The C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted. The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. # E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB. || EH is the high period of E (EMIF input clock period) in ns and EL is the low period of E (EMIF input clock period) in ns for EMIFA or EMIFB.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
53
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
INPUT AND OUTPUT CLOCKS (CONTINUED)
ECLKIN 6 5 ECLKOUT1 2 1 3
4
4
Figure 14. ECLKOUT1 Timing for EMIFA and EMIFB Modules
switching characteristics over recommended operating conditions for ECLKOUT2 for the EMIFA and EMIFB modules (see Figure 15)
-400 -500 -600 MIN 1 2 3 4 5 tc(EKO2) tw(EKO2H) tw(EKO2L) tt(EKO2) td(EKIH-EKO2H) td(EKIH-EKO2L) Cycle time, ECLKOUT2 Pulse duration, ECLKOUT2 high Pulse duration, ECLKOUT2 low Transition time, ECLKOUT2 Delay time, ECLKIN high to ECLKOUT2 high 3 NE - 0.7 0.5NE - 0.7 0.5NE - 0.7 MAX NE + 0.7 0.5NE + 0.7 0.5NE + 0.7 1 8 ns ns ns ns ns
NO.
PARAMETER
UNIT
PRODUCT PREVIEW
6 Delay time, ECLKIN high to ECLKOUT2 low 3 8 ns The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. The C64x has two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted. E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB. N = the EMIF input clock divider; N = 1, 2, or 4.
5 ECLKIN
6
1 2 ECLKOUT2 3 4 4
Figure 15. ECLKOUT2 Timing for the EMIFA and EMIFB Modules
54
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
ASYNCHRONOUS MEMORY TIMING timing requirements for asynchronous memory cycles for EMIFA and EMIFB modules (see Figure 16 and Figure 17)
-400 -500 -600 MIN 3 4 6 7 tsu(EDV-AREH) th(AREH-EDV) tsu(ARDY-EKO1H) th(EKO1H-ARDY) Setup time, EDx valid before ARE high Hold time, EDx valid after ARE high Setup time, ARDY valid before ECLKOUT1 high Hold time, ARDY valid after ECLKOUT1 high 6 1 3 1 MAX ns ns ns
NO.
UNIT
switching characteristics over recommended operating conditions for asynchronous memory cycles for EMIFA and EMIFB modules# (see Figure 16 and Figure 17)
-400 -500 -600 MIN 1 2 5 8 9 10 11 12 13 14 tosu(SELV-AREL) toh(AREH-SELIV) td(EKO1H-AREV) tosu(SELV-AWEL) toh(AWEH-SELIV) td(EKO1H-AWEV) tosu(PDTV-AREL) toh(AREH-PDTIV) tosu(PDTV-AWEV) toh(AWEH-PDTIV) Output setup time, select signals valid to ARE low Output hold time, ARE high to select signals invalid Delay time, ECLKOUT1 high to ARE vaild Output setup time, select signals valid to AWE low Output hold time, AWE high to select signals invalid Delay time, ECLKOUT1 high to AWE vaild Output setup time, PDT valid to ARE low Output hold time, ARE high to PDT invalid Output setup time, PDT valid to AWE valid Output hold time, AWE high to PDT invalid RS * E - 1.5 RH * E - 1.5 1.5 WS * E - 1.5 WH * E - 1.5 1.5 RS * E - 1.5 RH * E - 1.5 WS * E - 1.5 WS * E - 1.5 5 5 MAX ns ns ns ns ns ns ns ns ns
NO.
PARAMETER
UNIT
ns RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers. The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)]. E = ECLKOUT1 period in ns for EMIFA or EMIFB # Select signals for EMIFA include: ACEx, ABE[7:0], AEA[22:3], AAOE; and for EMIFA writes, include AED[63:0]. Select signals EMIFB include: BCEx, BBE[1:0], BEA[20:1], BAOE; and for EMIFB writes, include BED[15:0].
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
55
PRODUCT PREVIEW
ns To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met. RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers. The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
ASYNCHRONOUS MEMORY TIMING (CONTINUED)
Setup = 2 ECLKOUT1 1 CEx 1 ABE[7:0] or BBE[1:0] 1 AEA[22:3] or BEA[20:1] Address 3 4 AED[63:0] or BED[15:0] 1 AOE/SDRAS/SOE 5 ARE/SDCAS/SADS/SRE AWE/SDWE/SWE 6 ARDY 11 PDT The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)]. AOE/SDRAS/SOE, ARE/SDCAS/SADS/SRE, and AWE/SDWE/SWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses. PDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For PDT read, data is not latched into EMIF. 12 Read Data 2 5 BE 2 2 2 Strobe = 3 Not Ready Hold = 2
PRODUCT PREVIEW
7 6
7
Figure 16. Asynchronous Memory Read Timing for EMIFA and EMIFB
56
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
ASYNCHRONOUS MEMORY TIMING (CONTINUED)
Setup = 2 ECLKOUT1 8 CEx 8 ABE[7:0] or BBE[1:0] 8 AEA[22:3] or BEA[20:1] 8 AED[63:0] or BED[15:0] AOE/SDRAS/SOE ARE/SDCAS/SADS/SRE 10 AWE/SDWE/SWE 7 6 ARDY 13 PDT The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)]. AOE/SDRAS/SOE, ARE/SDCAS/SADS/SRE, and AWE/SDWE/SWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses. PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z). 14 6 7 10 Write Data Address 9 BE 9 9 9 Strobe = 3 Not Ready Hold = 2
Figure 17. Asynchronous Memory Write Timing for EMIFA and EMIFB
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
57
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING timing requirements for programmable synchronous interface cycles for EMIFA and EMIFB modules (see Figure 18)
-400 -500 -600 MIN 6 7 tsu(EDV-EKOxH) th(EKOxH-EDV) Setup time, read EDx valid before ECLKOUTx high Hold time, read EDx valid after ECLKOUTx high 2 1.5 MAX ns
NO.
UNIT
ns The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].
switching characteristics over recommended operating conditions for programmable synchronous interface cycles for EMIFA and EMIFB modules (see Figure 18-Figure 20)
PRODUCT PREVIEW
NO.
PARAMETER
-400 -500 -600 MIN MAX 5 5 1 5 1 1 1 1 1 5 5 5 5 1
UNIT
1 2 3 4 5 8 9 10 11 12
td(EKOxH-CEV) td(EKOxH-BEV) td(EKOxH-BEIV) td(EKOxH-EAV) td(EKOxH-EAIV) td(EKOxH-ADSV) td(EKOxH-OEV) td(EKOxH-EDV) td(EKOxH-EDIV) td(EKOxH-WEV)
Delay time, ECLKOUTx high to CEx valid Delay time, ECLKOUTx high to BEx valid Delay time, ECLKOUTx high to BEx invalid Delay time, ECLKOUTx high to EAx valid Delay time, ECLKOUTx high to EAx invalid Delay time, ECLKOUTx high to SADS/SRE valid Delay time, ECLKOUTx high to, SOE valid Delay time, ECLKOUTx high to EDx valid Delay time, ECLKOUTx high to EDx invalid Delay time, ECLKOUTx high to SWE valid
ns ns ns ns ns ns ns ns ns ns
13 td(EKOxH-PDTV) Delay time, ECLKOUTx high to PDT valid 1 5 ns The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)]. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC): - Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency - Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency - CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1). - Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1). - Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
58
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)
READ latency = 2 ECLKOUTx 1 CEx ABE[7:0] or BBE[1:0] AEA[22:3] or BEA[20:1] 2 BE1 4 EA1 EA2 6 AED[63:0] or BED[15:0] 8 ARE/SDCAS/SADS/SRE 9 AOE/SDRAS/SOE AWE/SDWE/SWE PDT# The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)]. The read latency and the length of CEx assertion are programmable via the SYNCRL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCRL = 2 and CEEXT = 0. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC): - Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency - Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency - CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1). - Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1). - Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2 ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses. # PDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For PDT read, data is not latched into EMIF. 13 13 9 Q1 EA3 EA3 7 Q2 Q3 Q4 8 3 BE2 BE3 BE4 5 EA4 1
Figure 18. Programmable Synchronous Interface Read Timing for EMIFA and EMIFB (With Read Latency = 2)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
59
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)
ECLKOUTx 1 CEx 2 BE1 4 EA1 10 AED[63:0] or BED[15:0] ARE/SDCAS/SADS/SRE AOE/SDRAS/SOE 12 12 10 Q1 8 3 BE2 BE3 BE4 5 EA2 EA3 EA4 11 Q2 Q3 Q4 8 1
ABE[7:0] or BBE[1:0]
AEA[22:3] or BEA[20:1]
PRODUCT PREVIEW
AWE/SDWE/SWE PDT# 13 13
The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)]. The write latency and the length of CEx assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 0 and CEEXT = 0. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC): - Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency - Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency - CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1). - Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1). - Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2 ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses. # PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z).
Figure 19. Programmable Synchronous Interface Write Timing for EMIFA and EMIFB (With Write Latency = 0)
60
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)
Write Latency = 1 ECLKOUTx 1 CEx ABE[7:0] or BBE[1:0] AEA[22:3] or BEA[20:1] AED[63:0] or BED[15:0] 8 ARE/SDCAS/SADS/SRE AOE/SDRAS/SOE 12 AWE/SDWE/SWE 13 PDT# 13 12 2 BE1 4 EA1 10 EA2 10 Q1 EA3 Q2 EA4 11 Q3 Q4 8 3 BE2 BE3 BE4 5 1
The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)]. The write latency and the length of CEx assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 1 and CEEXT = 0. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC): - Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency - Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency - CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1). - Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1). - Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2 ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses. # PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z).
Figure 20. Programmable Synchronous Interface Write Timing for EMIFA and EMIFB (With Write Latency = 1)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
61
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING timing requirements for synchronous DRAM cycles for EMIFA and EMIFB modules (see Figure 21)
-400 -500 -600 MIN 6 7 tsu(EDV-EKO1H) th(EKO1H-EDV) Setup time, read EDx valid before ECLKOUT1 high Hold time, read EDx valid after ECLKOUT1 high 0.5 2 MAX ns
NO.
UNIT
ns The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].
switching characteristics over recommended operating conditions for synchronous DRAM cycles for EMIFA and EMIFB modules (see Figure 21-Figure 28)
PRODUCT PREVIEW
NO.
PARAMETER
-400 -500 -600 MIN MAX 5 5 1 5 1 1 1 1 1 1 5 5 5 5 5 1
UNIT
1 2 3 4 5 8 9 10 11 12 13 14
td(EKO1H-CEV) td(EKO1H-BEV) td(EKO1H-BEIV) td(EKO1H-EAV) td(EKO1H-EAIV) td(EKO1H-CASV) td(EKO1H-EDV) td(EKO1H-EDIV) td(EKO1H-WEV) td(EKO1H-RAS) td(EKO1H-ACKEV)
Delay time, ECLKOUT1 high to CEx valid Delay time, ECLKOUT1 high to BEx valid Delay time, ECLKOUT1 high to BEx invalid Delay time, ECLKOUT1 high to EAx valid Delay time, ECLKOUT1 high to EAx invalid Delay time, ECLKOUT1 high to SDCAS valid Delay time, ECLKOUT1 high to EDx valid Delay time, ECLKOUT1 high to EDx invalid Delay time, ECLKOUT1 high to SDWE valid Delay time, ECLKOUT1 high to SDRAS valid Delay time, ECLKOUT1 high to ASDCKE valid (EMIFA only)
ns ns ns ns ns ns ns ns ns ns ns
td(EKO1H-PDTV) Delay time, ECLKOUT1 high to PDT valid 1 5 ns The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].
62
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
READ ECLKOUT1 1 CEx ABE[7:0] or BBE[1:0] 4 Bank 4 Column 4 AEA13 or BEA11 6 AED[63:0] or BED[15:0] AOE/SDRAS/SOE 8 ARE/SDCAS/SADS/SRE AWE/SDWE/SWE 14 PDT The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. PDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For PDT read, data is not latched into EMIF. 14 8 D1 7 D2 D3 D4 2 BE1 5 3 BE2 BE3 BE4 1
AEA[22:14] or BEA[20:12] AEA[12:3] or BEA[10:1]
5
5
Figure 21. SDRAM Read Command (CAS Latency 3) for EMIFA and EMIFB
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
63
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
WRITE ECLKOUT1 1 CEx 2 ABE[7:0] or BBE[1:0] 4 AEA[22:14] or BEA[20:12] 4 AEA[12:3] or BEA[10:1] 4 AEA13 or BEA11 9 AED[63:0] or BED[15:0] D1 9 D2 D3 D4 10 Column 5 Bank 5 BE1 5 4 BE2 BE3 BE4 3 2
PRODUCT PREVIEW
AOE/SDRAS/SOE 8 ARE/SDCAS/SADS/SRE 11 AWE/SDWE/SWE 14 PDT The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z). 14 11 8
Figure 22. SDRAM Write Command for EMIFA and EMIFB
64
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
ACTV ECLKOUT1 1 CEx ABE[7:0] or BBE[1:0] 4 Bank Activate 4 Row Address 4 Row Address 5 1
AEA[22:14] or BEA[20:12] AEA[12:3] or BEA[10:1]
5
5
AEA13 or BEA11 AED[63:0] or BED[15:0]
AOE/SDRAS/SOE ARE/SDCAS/SADS/SRE AWE/SDWE/SWE The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.
Figure 23. SDRAM ACTV Command for EMIFA and EMFB
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
65
PRODUCT PREVIEW
12
12
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
DCAB ECLKOUT1 1 CEx ABE[7:0] or BBE[1:0] AEA[22:14, 12:3] or BEA[20:12, 10:1] AEA13 or BEA11 AED[63:0] or BED[15:0] 12 AOE/SDRAS/SOE ARE/SDCAS/SADS/SRE 12 1
4
5
PRODUCT PREVIEW
11 AWE/SDWE/SWE
11
The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.
Figure 24. SDRAM DCAB Command for EMIFA and EMIFB
66
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
DEAC ECLKOUT1 1 CEx ABE[7:0] or BBE[1:0] 4 AEA[22:14] or BEA[20:12] AEA[12:3] or BEA[10:1] 4 AEA13 or BEA11 AED[63:0] or BED[15:0] 12 AOE/SDRAS/SOE ARE/SDCAS/SADS/SRE 11 AWE/SDWE/SWE The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. 11 12 5 Bank 5 1
Figure 25. SDRAM DEAC Command for EMIFA and EMIFB
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
67
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
REFR ECLKOUT1 1 CEx ABE[7:0] or BBE[1:0] AEA[22:14, 12:3] or BEA[20:12, 10:1] AEA13 or BEA11 AED[63:0] or BED[15:0] 12 AOE/SDRAS/SOE 8 8 12 1
PRODUCT PREVIEW
ARE/SDCAS/SADS/SRE AWE/SDWE/SWE The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.
Figure 26. SDRAM REFR Command for EMIFA and EMIFB
68
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
MRS ECLKOUT1 1 CEx ABE[7:0] or BBE[1:0] 4 MRS value 5 1
AEA[22:3] or BEA[20:1] AED[63:0] or BED[15:0]
12 AOE/SDRAS/SOE 8 ARE/SDCAS/SADS/SRE 11 AWE/SDWE/SWE
12
8
11
The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.
Figure 27. SDRAM MRS Command for EMIFA and EMIFB
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
69
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
SYNCHRONOUS DRAM TIMING (CONTINUED)
TRAS cycles Self Refresh AECLKOUT1 ACEx ABE[7:0] AEA[22:14, 12:3] AEA13 AED[63:0] AAOE/ASDRAS/ASOE AARE/ASDCAS/ASADS/ ASRE End Self-Refresh
PRODUCT PREVIEW
AAWE/ASDWE/ASWE 13 ASDCKE The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)]. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses. 13
Figure 28. SDRAM Self-Refresh Timing for EMIFA Only
70
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
HOLD/HOLDA TIMING timing requirements for the HOLD/HOLDA cycles for EMIFA and EMIFB modules (see Figure 29)
NO. -400 -500 -600 MIN toh(HOLDAL-HOLDL) Hold time, HOLD low after HOLDA low E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB. 3 E MAX ns UNIT
switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles for EMIFA and EMIFB modules (see Figure 29)
-400 -500 -600 MIN 1 2 4 5 6 7 td(HOLDL-EMHZ) td(EMHZ-HOLDAL) td(HOLDH-EMLZ) td(EMLZ-HOLDAH) td(HOLDL-EKOHZ) td(HOLDH-EKOLZ) Delay time, HOLD low to EMIF Bus high impedance Delay time, EMIF Bus high impedance to HOLDA low Delay time, HOLD high to EMIF Bus low impedance Delay time, EMIF Bus low impedance to HOLDA high Delay time, HOLD low to ECLKOUTx high impedance Delay time, HOLD high to ECLKOUTx low impedance 2E 0 2E 0 2E 2E MAX 2E 7E 2E 7E
NO.
PARAMETER
UNIT
ns ns ns ns
ns E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB. For EMIFA, EMIF Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE , ASDCKE, ASOE3, and APDT. For EMIFB, EMIF Bus consists of: BCE[3:0], BBE[1:0], BED[15:0], BEA[20:1], BARE/BSDCAS/BSADS/BSRE, BAOE/BSDRAS/BSOE, and BAWE/BSDWE/BSWE, BSOE3, and BPDT. The EKxHZ bits in the EMIF Global Control register (GBLCTL) determine the state of the ECLKOUTx signals during HOLDA. If EKxHZ = 0, ECLKOUTx continues clocking during Hold mode. If EKxHZ = 1, ECLKOUTx goes to high impedance during Hold mode, as shown in Figure 29. All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1. DSP Owns Bus External Requestor Owns Bus 3 HOLD 2 HOLDA EMIF Bus 1 C6415 4 C6415 5 DSP Owns Bus
ECLKOUTx 6 ECLKOUTx For EMIFA, EMIF Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE, ASDCKE, ASOE3, and APDT. For EMIFB, EMIF Bus consists of: BCE[3:0], BBE[1:0], BED[15:0], BEA[20:1], BARE/BSDCAS/BSADS/BSRE, BAOE/BSDRAS/BSOE, and BAWE/BSDWE/BSWE, BSOE3, and BPDT. 7
Figure 29. HOLD/HOLDA Timing for EMIFA and EMIFB
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
71
PRODUCT PREVIEW
ns
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
BUSREQ TIMING switching characteristics over recommended operating conditions for the BUSREQ cycles for EMIFA and EMIFB modules (see Figure 30)
-400 -500 -600 MIN 1 2 td(AEKO1H-ABUSRV) td(BEKO1H-BBUSRV) Delay time, AECLKOUT1 high to ABUSREQ valid Delay time, BECLKOUT1 high to BBUSREQ valid 1 1 MAX 5.5 5.5 ns ns
NO.
PARAMETER
UNIT
ECLKOUT1
1 ABUSREQ
1
PRODUCT PREVIEW
2 BBUSREQ
2
Figure 30. BUSREQ Timing for EMIFA and EMIFB
72
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
RESET TIMING timing requirements for reset (see Figure 31)
NO. -400 -500 -600 MIN Width of the RESET pulse (PLL stable) 1 16 17 tw(RST) tsu(boot) th(boot) Width of the RESET pulse (PLL needs to sync up) Setup time, boot configuration bits valid before RESET high Hold time, boot configuration bits valid after RESET high 10P 250 4P 4P MAX ns s ns UNIT
ns P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x6, x12 when CLKIN and PLL are stable. This parameter applies to CLKMODE x6, x12 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 s to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the clock PLL section for PLL lock times. EMIFB address pins BEA[20:13, 11, 7] are the boot configuration pins during device reset.
switching characteristics over recommended operating conditions during reset#|| (see Figure 31)
-400 -500 -600 MIN 2 3 4 5 6 7 8 9 10 11 12 13 14 15 td(RSTL-ECKI) td(RSTH-ECKI) td(RSTL-ECKO1HZ) td(RSTH-ECKO1V) td(RSTL-EMIFZHZ) td(RSTH-EMIFZV) td(RSTL-EMIFHIV) td(RSTH-EMIFHV) td(RSTL-EMIFLIV) td(RSTH-EMIFLV) td(RSTL-LOWIV) td(RSTH-LOWV) td(RSTL-ZHZ) td(RSTH-ZV) Delay time, RESET low to ECLKIN synchronized internally Delay time, RESET high to ECLKIN synchronized internally Delay time, RESET low to ECLKOUT1 high impedance Delay time, RESET high to ECLKOUT1 valid Delay time, RESET low to EMIF Z high impedance Delay time, RESET high to EMIF Z valid Delay time, RESET low to EMIF high group invalid Delay time, RESET high to EMIF high group valid Delay time, RESET low to EMIF low group invalid Delay time, RESET high to EMIF low group valid Delay time, RESET low to low group invalid Delay time, RESET high to low group valid Delay time, RESET low to Z group high impedance Delay time, RESET high to Z group valid 0 2P 6P 0 6P 2E 3P + 20E 2E 16E 2E 3P + 20E 2E 2E 2E 3P + 20E 2P + 5E 3P + 20E MAX 3P + 20E 3P + 20E ns ns ns ns ns ns ns ns ns ns ns ns ns ns
NO.
PARAMETER
UNIT
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. # E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB. || EMIF Z group consists of: AEA[22:3], BEA[20:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ASDCKE, and PDT. EMIF high group consists of: AHOLDA and BHOLDA (when the corresponding HOLD input is high) EMIF low group consists of: ABUSREQ and BBUSREQ; AHOLDA and BHOLDA (when the corresponding HOLD input is low) Low group consists of: XSP_CS, CLKX2/XSP_CLK, and DX2/XSP_DO; all of which apply only when PCI EEPROM (BEA13) is enabled (with PCI_EN = 1 and MCBSP2_EN = 0). Otherwise, the CLKX2/XSP_CLK and DX2/XSP_DO pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section of this data sheet. Z group consists of: HD[31:0]/AD[31:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP_CLK, FSX0, FSX1/UXADDR3, FSX2, DX0, DX1/UXADDR4, DX2/XSP_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2, TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA, GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP, HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, UXDATA[7:0], UXSOC, UXCLAV, and URCLAV.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
73
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
RESET TIMING (CONTINUED)
CLKOUT4 CLKOUT6 1 RESET 2 ECLKIN 4 ECLKOUT1 ECLKOUT2 6 EMIF Z Group 8 9 EMIF High Group 10 EMIF Low Group 12 Low Group 14 Z Group 17 Boot and Device Configuration Inputs 16 13 11 7 5 3
PRODUCT PREVIEW
15
The C64x has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., ECLKIN, ECLKOUT1, and ECLKOUT2]. EMIF Z group consists of: AEA[22:3], BEA[20:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ASDCKE, and PDT. EMIF high group consists of: AHOLDA and BHOLDA (when the corresponding HOLD input is high) EMIF low group consists of: ABUSREQ and BBUSREQ; AHOLDA and BHOLDA (when the corresponding HOLD input is low) Low group consists of: XSP_CS, CLKX2/XSP_CLK, and DX2/XSP_DO; all of which apply only when PCI EEPROM (BEA13) is enabled (with PCI_EN = 1 and MCBSP2_EN = 0). Otherwise, the CLKX2/XSP_CLK and DX2/XSP_DO pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section of this data sheet. Z group consists of: HD[31:0]/AD[31:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP_CLK, FSX0, FSX1/UXADDR3, FSX2, DX0, DX1/UXADDR4, DX2/XSP_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2, TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA, GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP, HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, UXDATA[7:0], UXSOC, UXCLAV, and URCLAV. If BEA[20:13, 11, 7] and HD5/AD5 pins are actively driven, care must be taken to ensure no timing contention between parameters 6, 7, 14, 15, 16, and 17. Boot and Device Configurations Inputs (during reset) include: EMIFB address pins BEA[20:13, 11, 7] and HD5/AD5. The PCI_EN pin must be driven valid at all times and the user must not switch values throughout device operation. The MCBSP2_EN pin must be driven valid at all times and the user can switch values throughout device operation.
Figure 31. Reset Timing
74
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
EXTERNAL INTERRUPT TIMING timing requirements for external interrupts (see Figure 32)
NO. -400 -500 -600 MIN 1 2 tw(ILOW) tw(IHIGH) Width of the interrupt pulse low Width of the interrupt pulse high 4P 4P MAX ns ns UNIT
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. 2
1 EXT_INTx/GPx, NMI
Figure 32. External/NMI Interrupt Timing
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
75
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
HOST-PORT INTERFACE (HPI) TIMING timing requirements for host-port interface cycles (see Figure 33 through Figure 40)
-400 -500 -600 MIN 1 2 3 4 10 11 12 13 14 tsu(SELV-HSTBL) th(HSTBL-SELV) tw(HSTBL) tw(HSTBH) tsu(SELV-HASL) th(HASL-SELV) tsu(HDV-HSTBH) th(HSTBH-HDV) th(HRDYL-HSTBL) tsu(HASL-HSTBL) th(HSTBL-HASL) Setup time, select signals valid before HSTROBE low Hold time, select signals valid after HSTROBE low Pulse duration, HSTROBE low Pulse duration, HSTROBE high between consecutive accesses Setup time, select signals valid before HAS low Hold time, select signals valid after HAS low Setup time, host data valid before HSTROBE high Hold time, host data valid after HSTROBE high Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly. Setup time, HAS low before HSTROBE low 5 2 4P 4P 5 2 5 2 2 2 MAX ns ns ns ns ns ns ns ns ns ns ns
NO.
UNIT
PRODUCT PREVIEW
18
19 Hold time, HAS low after HSTROBE low 2 HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.
switching characteristics over recommended operating conditions during host-port interface cycles (see Figure 33 through Figure 40)
-400 -500 -600 MIN 5 6 7 8 9 15 16 td(HCS-HRDY) td(HSTBL-HRDYH) td(HSTBL-HDLZ) td(HDV-HRDYL) toh(HSTBH-HDV) td(HSTBH-HDHZ) td(HSTBL-HDV) Delay time, HCS to HRDY Delay time, HSTROBE low to HRDY high# Delay time, HSTROBE low to HD low impedance for an HPI read Delay time, HD valid to HRDY low Output hold time, HD valid after HSTROBE high Delay time, HSTROBE high to HD high impedance Delay time, HSTROBE low to HD valid (HPI16 only) Delay time, HSTROBE high to HRDY high|| 1 3 2 2P - 6 3 12 12 MAX 7 12 ns ns ns ns ns ns ns
NO.
PARAMETER
UNIT
17 td(HSTBH-HRDYH) 3 12 ns HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. HCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement. # This parameter is used during an HPID read. At the beginning of a word transfer (HPI32) or the first half-word transfer (HPI16) on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID. || This parameter is used after a word (HPI32) or the second half-word (HPI16) of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.
76
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
HOST-PORT INTERFACE (HPI) TIMING (CONTINUED)
HAS 1 HCNTL[1:0] 1 HR/W 1 HHWIL HSTROBE HCS 7 HD[15:0] (output) 5 HRDY (case 1) 6 8 17 5 1st halfword 8 2nd halfword 17 5 15 9 16 15 9 3 4 3 2 1 2 2 1 2 1 2 2
HRDY (case 2) HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
Figure 33. HPI16 Read Timing (HAS Not Used, Tied High)
HAS 10 HCNTL[1:0] 11 10 HR/W 11 10 HHWIL HSTROBE HCS 7 HD[15:0] (output) 5 HRDY (case 1) 6 HRDY (case 2) For correct operation, strobe the HAS signal only once per HSTROBE active cycle. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. 8 17 5 1st half-word 8 2nd half-word 17 5 18 15 9 16 9 3 4 18 15 10 11 10 11 19 11 10 19 11
Figure 34. HPI16 Read Timing (HAS Used)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
77
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
HOST-PORT INTERFACE (HPI) TIMING (CONTINUED)
HAS 1 2 HCNTL[1:0] 1 HR/W 1 HHWIL 3 4 HSTROBE HCS 12 HD[15:0] (input) 5 1st halfword 2nd halfword 17 5 13 12 13 14 3 2 1 2 2 1 2
1 2
PRODUCT PREVIEW
HRDY HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
Figure 35. HPI16 Write Timing (HAS Not Used, Tied High)
19 HAS 10 HCNTL[1:0] 11 10 HR/W 11 10 HHWIL 3 HSTROBE HCS HD[15:0] (input) 5 HRDY 1st half-word 18 12 14 4 10 10 11 10
19 11
11
11
18 13 2nd half-word 12 13
17
5
For correct operation, strobe the HAS signal only once per HSTROBE active cycle. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
Figure 36. HPI16 Write Timing (HAS Used)
78
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
HOST-PORT INTERFACE (HPI) TIMING (CONTINUED)
HAS 1 HCNTL[1:0] 1 HR/W HSTROBE HCS 7 HD[31:0] (output) 5 HRDY (case 1) 6 HRDY (case 2) 8 17 5 8 17 5 9 15 3 2 2
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
Figure 37. HPI32 Read Timing (HAS Not Used, Tied High)
19 HAS 11 10 HCNTL[1:0] 11 10 HR/W 18 HSTROBE HCS 7 HD[31:0] (output) 5 HRDY (case 1) 6 HRDY (case 2) For correct operation, strobe the HAS signal only once per HSTROBE active cycle. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. 8 17 5 8 17 5 9 15 3
Figure 38. HPI32 Read Timing (HAS Used)
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
79
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
HOST-PORT INTERFACE (HPI) TIMING (CONTINUED)
HAS 1 HCNTL[1:0] 1 HR/W 3 14 HSTROBE HCS 12 HD[31:0] (input) 5 HRDY 17 5 13 2 2
PRODUCT PREVIEW
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
Figure 39. HPI32 Write Timing (HAS Not Used, Tied High)
19 HAS 11 10 HCNTL[1:0] 11 10 HR/W 3 18 HSTROBE HCS 12 HD[31:0] (input) 5 17 5 13 14
HRDY For correct operation, strobe the HAS signal only once per HSTROBE active cycle. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
Figure 40. HPI32 Write Timing (HAS Used)
80
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING timing requirements for PCLK (see Figure 41)
NO. -400 -500 -600 MIN 1 2 3 4 tc(PCLK) tw(PCLKH) tw(PCLKL) tsr(PCLK) Cycle time, PCLK Pulse duration, PCLK high Pulse duration, PCLK low v/t slew rate, PCLK 30 11 11 1 4 MAX ns ns ns V/ns UNIT
For 3.3 V operation, the reference points for the rise and fall transitions are measured at VILP MAX and VIHP MIN. 0.4 DVDD V MIN Peak to Peak for 3.3V signaling
1 2 PCLK 3
4
4
Figure 41. PCLK Timing
timing requirements for PCI reset (see Figure 42)
NO. -400 -500 -600 MIN 1 2 tw(PRST) tsu(PCLKA-PRSTH) Pulse duration, PRST Setup time, PCLK active before PRST high PCLK 1 PRST 2 1 100 MAX ms s UNIT
Figure 42. PCI Reset (PRST) Timing
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
81
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING (CONTINUED) timing requirements for PCI inputs (see Figure 43)
NO. -400 -500 -600 MIN 5 6 tsu(IV-PCLKH) th(IV-PCLKH) Setup time, input valid before PCLK high Hold time, input valid after PCLK high 7 0 MAX ns ns UNIT
switching characteristics over recommended operating conditions for PCI outputs (see Figure 43)
NO. PARAMETER -400 -500 -600 MIN 1 2 td(PCLKH-OV) td(PCLKH-OIV) td(PCLKH-OLZ) td(PCLKH-OHZ) Delay time, PCLK high to output valid Delay time, PCLK high to output invalid Delay time, PCLK high to output low impedance Delay time, PCLK high to output high impedance PCLK 1 2 PCI Output 3 4 PCI Input 5 6 Valid Valid 2 2 28 MAX 11 ns ns ns ns UNIT
PRODUCT PREVIEW
3 4
Figure 43. PCI Intput/Output Timing
82
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING (CONTINUED) timing requirements for serial EEPROM interface (see Figure 44)
NO. -400 -500 -600 MIN 8 9 tsu(DIV-CLKH) th(CLKH-DIV) Setup time, XSP_DI valid before XSP_CLK high Hold time, XSP_DI valid after XSP_CLK high 50 0 MAX ns ns UNIT
switching characteristics over recommended operating conditions for serial EEPROM interface (see Figure 44)
-400 -500 -600 MIN 1 2 3 4 5 6 tw(CSL) td(CLKL-CSL) td(CSH-CLKH) tw(CLKH) tw(CLKL) tosu(DOV-CLKH) Pulse duration, XSP_CS low Delay time, XSP_CLK low to XSP_CS low Delay time, XSP_CS high to XSP_CLK high Pulse duration, XSP_CLK high Pulse duration, XSP_CLK low Output setup time, XSP_DO valid after XSP_CLK high NOM 4092P 0 2046P 2046P 2046P 2046P 2046P MAX ns ns ns ns ns ns ns
NO.
PARAMETER
UNIT
7 toh(CLKH-DOV) Output hold time, XSP_DO valid after XSP_CLK high P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. 2
1 XSP_CS 3 XSP_CLK 6 XSP_DO 8 XSP_DI 9 7 4 5
Figure 44. PCI Serial EEPROM Interface Timing
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
83
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING timing requirements for McBSP (see Figure 45)
-400 -500 -600 tc(CKRX) tw(CKRX) tsu(FRH-CKRL) th(CKRL-FRH) tsu(DRV-CKRL) th(CKRL-DRV) tsu(FXH-CKXL) th(CKXL-FXH) Cycle time, CLKR/X Pulse duration, CLKR/X high or CLKR/X low Setup time external FSR high before CLKR low time, Hold time external FSR high after CLKR low time, Setup time DR valid before CLKR low time, Hold time DR valid after CLKR low time, Setup time external FSX high before CLKX low time, Hold time external FSX high after CLKX low time, CLKR/X ext CLKR/X ext CLKR int 5 6 7 8 CLKR ext CLKR int CLKR ext CLKR int CLKR ext CLKR int CLKR ext CLKX int 10 11 CLKX ext CLKX int CLKX ext MIN 4P 0.5tc(CKRX) - 1 9 1 6 3 8 0 3 3 9 1 6 3 ns ns ns ns ns MAX ns ns ns
NO.
UNIT
2 3
PRODUCT PREVIEW
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either four times the CPU cycle time (4P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 600 MHz (P = 1.67 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 200 MHz (P = 5 ns), use 4P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies to the following hardware configuration: the serial port is a Master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a Slave.
84
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED) switching characteristics over recommended operating conditions for McBSP (see Figure 45)
-400 -500 -600 MIN 1 2 3 4 9 12 13 td(CKSH-CKRXH) tc(CKRX) tw(CKRX) td(CKRH-FRV) td(CKXH-FXV) tdis(CKXH-DXHZ) td(CKXH-DXV) Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input Cycle time, CLKR/X Pulse duration, CLKR/X high or CLKR/X low Delay time, CLKR high to internal FSR valid Delay time CLKX high to internal FSX valid time, Disable time, DX high im edance following last data bit impedance from CLKX high Delay time CLKX high to DX valid time, Delay time, FSX high to DX valid 14 td(FXH-DXV) ONLY applies when in data delay 0 (XDATDLY = 00b) mode CLKR/X int CLKR/X int CLKR int CLKX int CLKX ext CLKX int CLKX ext CLKX int CLKX ext FSX int FSX ext 4 4P C - 1# -1 -1 3 -1 3 -1+ D1|| 3 + D1|| -1 3 MAX 10 ns ns C + 1# 3 3 9 4 9 4 + D2|| 9 + D2|| 3 ns 9 ns ns ns ns ns
NO.
PARAMETER
UNIT
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. Minimum delay times also represent minimum output hold times. P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either four times the CPU cycle time (4P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 600 MHz (P = 1.67 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 200 MHz (P = 5 ns), use 4P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies to the following hardware configuration: the serial port is a Master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a Slave. # C = H or L S = sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency) = sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see footnote above). || Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR. if DXENA = 0, then D1 = D2 = 0 if DXENA = 1, then D1 = 2P, D2 = 4P
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
85
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)
CLKS 1 3 3 CLKR 4 FSR (int) 5 FSR (ext) 7 DR 2 3 CLKX 9 3 Bit(n-1) 8 (n-2) (n-3) 6 4 2
PRODUCT PREVIEW
FSX (int) 11 10 FSX (ext) FSX (XDATDLY=00b) 12 DX Bit 0 14 13 Bit(n-1) 13 (n-2) (n-3)
Figure 45. McBSP Timing
86
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED) timing requirements for FSR when GSYNC = 1 (see Figure 46)
NO. -400 -500 -600 MIN 1 2 tsu(FRH-CKSH) th(CKSH-FRH) Setup time, FSR high before CLKS high Hold time, FSR high after CLKS high 4 4 MAX ns ns UNIT
CLKS 1 FSR external CLKR/X (no need to resync) CLKR/X (needs resync) 2
Figure 46. FSR Timing When GSYNC = 1
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
87
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED) timing requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0 (see Figure 47)
-400 -500 -600 MASTER MIN 4 tsu(DRV-CKXL) th(CKXL-DRV) Setup time, DR valid before CLKX low 12 MAX SLAVE MIN 2 - 12P 5 + 24P MAX ns ns
NO.
UNIT
5 Hold time, DR valid after CLKX low 4 P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0 (see Figure 47)
-400 -500 -600 MASTER MIN 1 2 3 6 7 th(CKXL-FXL) td(FXL-CKXH) td(CKXH-DXV) tdis(CKXL-DXHZ) tdis(FXH-DXHZ) Hold time, FSX low after CLKX low Delay time, FSX low to CLKX high# Delay time, CLKX high to DX valid Disable time, DX high impedance following last data bit from CLKX low Disable time, DX high impedance following last data bit from FSX high T-2 L-2 -2 L-2 MAX T+3 L+3 4 12P + 4 L+3 4P + 3 12P + 17 20P + 17 SLAVE MIN MAX ns ns ns ns ns
PRODUCT PREVIEW
NO.
PARAMETER
UNIT
8 td(FXL-DXV) Delay time, FSX low to DX valid 8P + 2 16P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP # FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).
88
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)
CLKX 1 FSX 7 6 DX Bit 0 4 DR Bit 0 Bit(n-1) 8 3 Bit(n-1) 5 (n-2) (n-3) (n-4) (n-2) (n-3) (n-4) 2
Figure 47. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
89
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED) timing requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0 (see Figure 48)
-400 -500 -600 MASTER MIN 4 tsu(DRV-CKXH) th(CKXH-DRV) Setup time, DR valid before CLKX high 12 MAX SLAVE MIN 2 - 12P 5 + 24P MAX ns ns
NO.
UNIT
5 Hold time, DR valid after CLKX high 4 P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0 (see Figure 48)
-400 -500 -600 MASTER MIN 1 2 3 6 th(CKXL-FXL) td(FXL-CKXH) td(CKXL-DXV) tdis(CKXL-DXHZ) Hold time, FSX low after CLKX low Delay time, FSX low to CLKX high# Delay time, CLKX low to DX valid Disable time, DX high impedance following last data bit from CLKX low L-2 T-2 -2 -2 MAX L+3 T+3 4 12P + 4 4 12P + 3 20P + 17 20P + 17 SLAVE MIN MAX ns ns ns ns
PRODUCT PREVIEW
NO.
PARAMETER
UNIT
7 td(FXL-DXV) Delay time, FSX low to DX valid H-2 H+4 8P + 2 16P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP # FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).
CLKX 1 FSX 6 Bit 0 7 Bit(n-1) 4 DR Bit 0 Bit(n-1) 3 (n-2) 5 (n-2) (n-3) (n-4) (n-3) (n-4) 2
DX
Figure 48. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0
90
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED) timing requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1 (see Figure 49)
-400 -500 -600 MASTER MIN 4 tsu(DRV-CKXH) th(CKXH-DRV) Setup time, DR valid before CLKX high 12 MAX SLAVE MIN 2 - 12P 5 + 24P MAX ns ns
NO.
UNIT
5 Hold time, DR valid after CLKX high 4 P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1 (see Figure 49)
-400 -500 -600 MASTER MIN 1 2 3 6 7 th(CKXH-FXL) td(FXL-CKXL) td(CKXL-DXV) tdis(CKXH-DXHZ) tdis(FXH-DXHZ) Hold time, FSX low after CLKX high Delay time, FSX low to CLKX low# Delay time, CLKX low to DX valid Disable time, DX high impedance following last data bit from CLKX high Disable time, DX high impedance following last data bit from FSX high T-2 H-2 -2 H-2 MAX T+3 H+3 4 12P + 4 H+3 4P + 3 12P + 17 20P + 17 SLAVE MIN MAX ns ns ns ns ns
8 td(FXL-DXV) Delay time, FSX low to DX valid 8P + 2 16P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP # FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
91
PRODUCT PREVIEW
NO.
PARAMETER
UNIT
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)
CLKX 1 FSX 7 6 DX Bit 0 4 DR Bit 0 Bit(n-1) 8 Bit(n-1) 5 (n-2) (n-3) (n-4) 3 (n-2) (n-3) (n-4) 2
Figure 49. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1
PRODUCT PREVIEW
92
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED) timing requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1 (see Figure 50)
-400 -500 -600 MASTER MIN 4 tsu(DRV-CKXH) th(CKXH-DRV) Setup time, DR valid before CLKX high 12 MAX SLAVE MIN 2 - 12P 5 + 24P MAX ns ns
NO.
UNIT
5 Hold time, DR valid after CLKX high 4 P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1 (see Figure 50)
-400 -500 -600 MASTER MIN 1 2 3 6 th(CKXH-FXL) td(FXL-CKXL) td(CKXH-DXV) tdis(CKXH-DXHZ) Hold time, FSX low after CLKX high Delay time, FSX low to CLKX low# Delay time, CLKX high to DX valid Disable time, DX high impedance following last data bit from CLKX high H-2 T-2 -2 -2 MAX H+3 T+1 4 12P + 4 4 12P + 3 20P + 17 20P + 17 SLAVE MIN MAX ns ns ns ns
7 td(FXL-DXV) Delay time, FSX low to DX valid L-2 L+4 8P + 2 16P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP # FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
93
PRODUCT PREVIEW
NO.
PARAMETER
UNIT
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)
CLKX 1 FSX 6 DX Bit 0 4 DR Bit 0 Bit(n-1) 7 Bit(n-1) 3 (n-2) 5 (n-2) (n-3) (n-4) (n-3) (n-4) 2
Figure 50. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1
PRODUCT PREVIEW
94
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
UTOPIA SLAVE TIMING timing requirements for UXCLK (see Figure 51)
NO. MIN 1 2 3 4 tc(UXCK) tw(UXCKH) tw(UXCKL) tt(UXCK) Cycle time, UXCLK Pulse duration, UXCLK high Pulse duration, UXCLK low Transition time, UXCLK 20 0.4tc(UXCK) 0.4tc(UXCK) 0.6tc(UXCK) 0.6tc(UXCK) 2 -400 -500 -600 MAX ns ns ns ns UNIT
The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.
1 2 UXCLK 3
4
4
Figure 51. UXCLK Timing
timing requirements for URCLK (see Figure 52)
NO. MIN 1 2 3 4 tc(URCK) tw(URCKH) tw(URCKL) tt(URCK) Cycle time, URCLK Pulse duration, URCLK high Pulse duration, URCLK low Transition time, URCLK 20 0.4tc(URCK) 0.4tc(URCK) 0.6tc(URCK) 0.6tc(URCK) 2 -400 -500 -600 MAX ns ns ns ns UNIT
The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.
1 2 URCLK 3
4
4
Figure 52. URCLK Timing
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
95
PRODUCT PREVIEW
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
UTOPIA SLAVE TIMING (CONTINUED) timing requirements for UTOPIA Slave transmit (see Figure 53)
-400 -500 -600 MIN 2 3 5 6 tsu(UXAV-UXCH) th(UXCH-UXAV) tsu(UXENBL-UXCH) th(UXCH-UXENBL) Setup time, UXADDR valid before UXCLK high Hold time, UXADDR valid after UXCLK high Setup time, UXENB low before UXCLK high Hold time, UXENB low after UXCLK high 4 1 4 1 MAX ns ns ns ns
NO.
UNIT
switching characteristics over recommended operating conditions for UTOPIA Slave transmit (see Figure 53)
-400 -500 -600 MIN 1 4 7 td(UXCH-UXDV) td(UXCH-UXCLAV) td(UXCH-UXSV) Delay time, UXCLK high to UXDATA valid Delay time, UXCLK high to UXCLAV valid Delay time, UXCLK high to UXSOC valid 3 3 3 MAX 12 12 12 ns ns ns
NO.
PARAMETER
UNIT
PRODUCT PREVIEW
UXCLK 1 UXDATA[7:0] P45 P46 P47 P48 3 2 UXADDR[4:0] 0 x1F N 0x1F N 4 UXCLAV N 6 UXENB 7 UXSOC The UTOPIA Slave module has signals that are middle-level signals indicating a high-impedence state (i.e., the UXCLAV and UXSOC signals). 5 N 0x1F N+1 0x1F H1
Figure 53. UTOPIA Slave Transmit Timing
96
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
UTOPIA SLAVE TIMING (CONTINUED) timing requirements for UTOPIA Slave receive (see Figure 54)
-400 -500 -600 MIN 1 2 3 4 6 7 8 9 tsu(URDV-URCH) th(URCH-URDV) tsu(URAV-URCH) th(URCH-URAV) tsu(URENBL-URCH) th(URCH-URENBL) tsu(URSH-URCH) th(URCH-URSH) Setup time, URDATA valid before URCLK high Hold time, URDATA valid after URCLK high Setup time, URADDR valid before URCLK high Hold time, URADDR valid after URCLK high Setup time, URENB low before URCLK high Hold time, URENB low after URCLK high Setup time, URSOC high before URCLK high Hold time, URSOC high after URCLK high 4 1 4 1 4 1 4 1 MAX ns ns ns ns ns ns ns ns
NO.
UNIT
NO.
PARAMETER
-400 -500 -600 MIN MAX 12 3
UNIT
5
td(URCH-URCLAV)
Delay time, URCLK high to URCLAV valid
ns
URCLK 2 1 URDATA[7:0] P48 4 3 URADDR[4:0] N 0x1F N+1 5 URCLAV N 7 URENB 8 URSOC The UTOPIA Slave module has signals that are middle-level signals indicating a high-impedence state (i.e., the URCLAV and URSOC signals). 9 6 N+1 N+2 0x1F N+2 0x1F H1 H2 H3
Figure 54. UTOPIA Slave Receive Timing
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
97
PRODUCT PREVIEW
switching characteristics over recommended operating conditions for UTOPIA Slave receive (see Figure 54)
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
TIMER TIMING timing requirements for timer inputs (see Figure 55)
NO. -400 -500 -600 MIN 1 2 tw(TINPH) tw(TINPL) Pulse duration, TINP high Pulse duration, TINP low 4P 4P MAX ns ns UNIT
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.
switching characteristics over recommended operating conditions for timer outputs (see Figure 55)
-400 -500 -600 MIN MAX ns ns 8P - 3 8P - 3
NO.
PARAMETER
UNIT
PRODUCT PREVIEW
3 4
tw(TOUTH) tw(TOUTL)
Pulse duration, TOUT high Pulse duration, TOUT low
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. 2 1 TINPx 3 TOUTx 4
Figure 55. Timer Timing
98
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORT TIMING timing requirements for GPIO inputs (see Figure 56)
NO. -400 -500 -600 MIN 1 2 tw(GPIH) tw(GPIL) Pulse duration, GPIx high Pulse duration, GPIx low 4P 4P MAX ns ns UNIT
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.
switching characteristics over recommended operating conditions for GPIO outputs (see Figure 56)
-400 -500 -600 MIN 3 4 tw(GPOH) tw(GPOL) Pulse duration, GPOx high Pulse duration, GPOx low 8P - 3 8P - 3 MAX ns
NO.
PARAMETER
UNIT
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. 2 1 GPIx 3 GPOx 4
Figure 56. GPIO Port Timing
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
99
PRODUCT PREVIEW
ns
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
JTAG TEST-PORT TIMING timing requirements for JTAG test port (see Figure 57)
NO. -400 -500 -600 MIN 1 3 4 tc(TCK) tsu(TDIV-TCKH) th(TCKH-TDIV) Cycle time, TCK Setup time, TDI/TMS/TRST valid before TCK high Hold time, TDI/TMS/TRST valid after TCK high 35 10 9 MAX ns ns ns UNIT
switching characteristics over recommended operating conditions for JTAG test port (see Figure 57)
-400 -500 -600 MIN MAX 18 ns -3
NO.
PARAMETER
UNIT
PRODUCT PREVIEW
2
td(TCKL-TDOV)
Delay time, TCK low to TDO valid
1 TCK 2 TDO 4 3 TDI/TMS/TRST 2
Figure 57. JTAG Test-Port Timing
100
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TMS320C6415 FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS146C - FEBRUARY 2001 - REVISED SEPTEMBER 2001
MECHANICAL DATA
GLZ (S-PBGA-N532)
23,10 22,90
PLASTIC BALL GRID ARRAY
SQ 0,80
20,00 TYP 0,40
AF AE AD AC AB AA Y V U T R P N M K J H G F E D C B A 1 2 3 4 5 6 7 8 9 11 13 15 17 19 21 23 25 10 12 14 16 18 20 22 24 26 L
0,40
0,80
W
Heat Slug 3,30 MAX 1,00 NOM
Seating Plane 0,55 0,45 0,10 M
0,45 0,35
0,12 4201884/B 05/01
NOTES: A. B. C. D.
All linear dimensions are in millimeters. This drawing is subject to change without notice. Thermally enhanced plastic package with heat slug (HSL) Flip chip application only
thermal resistance characteristics (S-PBGA package)
NO 1 2 3 4 RJC RJA RJA RJA Junction-to-case Junction-to-free air Junction-to-free air Junction-to-free air C/W 3.54 16.9 15.3 14.0 12.9 Air Flow (m/s) N/A 0.00 0.50 1.00 2.00
5 RJA Junction-to-free air m/s = meters per second
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
101
PRODUCT PREVIEW
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265
Copyright 2001, Texas Instruments Incorporated

▲Up To Search▲

Price & Availability of TMS320C6415

	To Download TMS320C6415 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .