 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 28(+1) Channel High-Density T1/E1/J1 Line Interface Unit IDT82P2828 Version 2 January 11, 2007 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: 1-800-345-7015 or 408-284-8200* TWX: 910-338-2070 * FAX: 408-284-2775 Printed in U.S.A. (c) 2005 Integrated Device Technology, Inc. DISCLAIMER Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc. LIFE SUPPORT POLICY Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT. 1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Table of Contents TABLE OF CONTENTS ........................................................................................................................................................... 3 LIST OF TABLES .................................................................................................................................................................... 7 LIST OF FIGURES ................................................................................................................................................................... 8 FEATURES ............................................................................................................................................................................. 10 APPLICATIONS...................................................................................................................................................................... 11 DESCRIPTION........................................................................................................................................................................ 11 BLOCK DIAGRAM ................................................................................................................................................................. 12 1 PIN ASSIGNMENT .......................................................................................................................................................... 13 2 PIN DESCRIPTION ......................................................................................................................................................... 18 3 FUNCTIONAL DESCRIPTION ........................................................................................................................................ 29 3.1 T1 / E1 / J1 MODE SELECTION .............................................................................................................................. 29 3.2 RECEIVE PATH ....................................................................................................................................................... 29 3.2.1 Rx Termination ............................................................................................................................................ 29 3.2.1.1 Receive Differential Mode ........................................................................................................... 29 3.2.1.2 Receive Single Ended Mode ....................................................................................................... 31 3.2.2 Equalizer ..................................................................................................................................................... 32 3.2.2.1 Line Monitor ................................................................................................................................ 32 3.2.2.2 Receive Sensitivity ...................................................................................................................... 32 3.2.3 Slicer ........................................................................................................................................................... 33 3.2.4 Rx Clock & Data Recovery ......................................................................................................................... 33 3.2.5 Decoder ...................................................................................................................................................... 33 3.2.6 Receive System Interface ........................................................................................................................... 33 3.2.7 Receiver Power Down ................................................................................................................................ 34 3.3 TRANSMIT PATH .................................................................................................................................................... 34 3.3.1 Transmit System Interface .......................................................................................................................... 34 3.3.2 Tx Clock Recovery ...................................................................................................................................... 35 3.3.3 Encoder ....................................................................................................................................................... 35 3.3.4 Waveform Shaper ....................................................................................................................................... 35 3.3.4.1 Preset Waveform Template ........................................................................................................ 35 3.3.4.2 User-Programmable Arbitrary Waveform .................................................................................... 37 3.3.5 Line Driver ................................................................................................................................................... 39 3.3.5.1 Transmit Over Current Protection ............................................................................................... 39 3.3.6 Tx Termination ............................................................................................................................................ 39 3.3.6.1 Transmit Differential Mode .......................................................................................................... 39 3.3.6.2 Transmit Single Ended Mode ...................................................................................................... 40 3.3.7 Transmitter Power Down ............................................................................................................................ 41 3.3.8 Output High-Z on TTIP and TRING ............................................................................................................ 41 3.4 JITTER ATTENUATOR (RJA & TJA) ....................................................................................................................... 42 Table of Contents 3 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5 DIAGNOSTIC FACILITIES ....................................................................................................................................... 3.5.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion .............................................. 3.5.1.1 Bipolar Violation (BPV) / Code Violation (CV) Detection ............................................................. 3.5.1.2 Bipolar Violation (BPV) Insertion ................................................................................................. 3.5.2 Excessive Zeroes (EXZ) Detection ............................................................................................................. 3.5.3 Loss of Signal (LOS) Detection ................................................................................................................... 3.5.3.1 Line LOS (LLOS) ......................................................................................................................... 3.5.3.2 System LOS (SLOS) ................................................................................................................... 3.5.3.3 Transmit LOS (TLOS) ................................................................................................................. 3.5.4 Alarm Indication Signal (AIS) Detection and Generation ............................................................................ 3.5.4.1 Alarm Indication Signal (AIS) Detection ...................................................................................... 3.5.4.2 (Alarm Indication Signal) AIS Generation ................................................................................... 3.5.5 PRBS, QRSS, ARB and IB Pattern Generation and Detection ................................................................... 3.5.5.1 Pattern Generation ...................................................................................................................... 3.5.5.2 Pattern Detection ........................................................................................................................ 3.5.6 Error Counter .............................................................................................................................................. 3.5.6.1 Automatic Error Counter Updating .............................................................................................. 3.5.6.2 Manual Error Counter Updating .................................................................................................. 3.5.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication ................................................................... 3.5.7.1 RMFn Indication .......................................................................................................................... 3.5.7.2 TMFn Indication .......................................................................................................................... 3.5.8 Loopback .................................................................................................................................................... 3.5.8.1 Analog Loopback ........................................................................................................................ 3.5.8.2 Remote Loopback ....................................................................................................................... 3.5.8.3 Digital Loopback .......................................................................................................................... 3.5.8.4 Dual Loopback ............................................................................................................................ 3.5.9 Channel 0 Monitoring .................................................................................................................................. 3.5.9.1 G.772 Monitoring ......................................................................................................................... 3.5.9.2 Jitter Measurement (JM) ............................................................................................................. 3.6 CLOCK INPUTS AND OUTPUTS ............................................................................................................................ 3.6.1 Free Running Clock Outputs on CLKT1/CLKE1 ......................................................................................... 3.6.2 Clock Outputs on REFA/REFB ................................................................................................................... 3.6.2.1 REFA/REFB in Clock Recovery Mode ........................................................................................ 3.6.2.2 Frequency Synthesizer for REFA Clock Output .......................................................................... 3.6.2.3 Free Run Mode for REFA Clock Output ...................................................................................... 3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input .................................................................... 3.6.2.5 REFA and REFB in Loss of Signal (LOS) or Loss of Clock Condition ........................................ 3.6.2.6 Cascading Recovered Clocks of Multiple Devices ...................................................................... 3.6.3 MCLK, Master Clock Input .......................................................................................................................... 3.6.4 XCLK, Internal Reference Clock Input ........................................................................................................ 3.7 INTERRUPT SUMMARY ......................................................................................................................................... 4 MISCELLANEOUS .......................................................................................................................................................... 4.1 RESET ..................................................................................................................................................................... 4.1.1 Power-On Reset ......................................................................................................................................... 4.1.2 Hardware Reset .......................................................................................................................................... 43 43 43 43 43 44 44 45 46 47 47 47 48 48 49 50 50 51 52 52 53 54 54 55 56 57 59 59 60 61 61 62 62 62 62 62 62 66 67 67 68 70 70 71 71 Table of Contents 4 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 5 6 7 8 4.1.3 Global Software Reset ................................................................................................................................ 71 4.1.4 Per-Channel Software Reset ...................................................................................................................... 71 4.2 MICROPROCESSOR INTERFACE ......................................................................................................................... 71 4.3 POWER UP .............................................................................................................................................................. 72 4.4 HITLESS PROTECTION SWITCHING (HPS) SUMMARY ...................................................................................... 72 PROGRAMMING INFORMATION ................................................................................................................................... 75 5.1 REGISTER MAP ...................................................................................................................................................... 75 5.1.1 Global Register ........................................................................................................................................... 75 5.1.2 Per-Channel Register ................................................................................................................................. 76 5.2 REGISTER DESCRIPTION ..................................................................................................................................... 79 5.2.1 Global Register ........................................................................................................................................... 79 5.2.2 Per-Channel Register ................................................................................................................................. 88 JTAG ............................................................................................................................................................................. 121 6.1 JTAG INSTRUCTION REGISTER (IR) .................................................................................................................. 121 6.2 JTAG DATA REGISTER ........................................................................................................................................ 121 6.2.1 Device Identification Register (IDR) .......................................................................................................... 121 6.2.2 Bypass Register (BYP) ............................................................................................................................. 121 6.2.3 Boundary Scan Register (BSR) ................................................................................................................ 121 6.3 TEST ACCESS PORT (TAP) CONTROLLER ....................................................................................................... 121 THERMAL MANAGEMENT .......................................................................................................................................... 123 7.1 JUNCTION TEMPERATURE ................................................................................................................................. 123 7.2 EXAMPLE OF JUNCTION TEMPERATURE CALCULATION ............................................................................... 123 7.3 HEATSINK EVALUATION ..................................................................................................................................... 123 PHYSICAL AND ELECTRICAL SPECIFICATIONS ..................................................................................................... 124 8.1 ABSOLUTE MAXIMUM RATINGS ......................................................................................................................... 124 8.2 RECOMMENDED OPERATING CONDITIONS .................................................................................................... 125 8.3 DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL) 1 ................................................................. 126 8.4 DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM) 1 ............................................................... 127 8.5 D.C. CHARACTERISTICS ..................................................................................................................................... 128 8.6 E1 RECEIVER ELECTRICAL CHARACTERISTICS ............................................................................................. 129 8.7 T1/J1 RECEIVER ELECTRICAL CHARACTERISTICS ......................................................................................... 130 8.8 E1 TRANSMITTER ELECTRICAL CHARACTERISTICS ...................................................................................... 131 8.9 T1/J1 TRANSMITTER ELECTRICAL CHARACTERISTICS ................................................................................. 132 8.10 TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS ......................................................................... 133 8.11 CLKE1 TIMING CHARACTERISTICS ................................................................................................................... 135 8.12 JITTER ATTENUATION CHARACTERISTICS ...................................................................................................... 136 8.13 MICROPROCESSOR INTERFACE TIMING ......................................................................................................... 139 8.13.1 Serial Microprocessor Interface ................................................................................................................ 139 8.13.2 Parallel Motorola Non-Multiplexed Microprocessor Interface ................................................................... 141 8.13.2.1 Read Cycle Specification .......................................................................................................... 141 8.13.2.2 Write Cycle Specification .......................................................................................................... 142 8.13.3 Parallel Intel Non-Multiplexed Microprocessor Interface ........................................................................... 143 8.13.3.1 Read Cycle Specification .......................................................................................................... 143 5 January 11, 2007 Table of Contents IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.3.2 Write Cycle Specification .......................................................................................................... 144 8.13.4 Parallel Motorola Multiplexed Microprocessor Interface ........................................................................... 145 8.13.4.1 Read Cycle Specification .......................................................................................................... 145 8.13.4.2 Write Cycle Specification .......................................................................................................... 146 8.13.5 Parallel Intel Multiplexed Microprocessor Interface .................................................................................. 147 8.13.5.1 Read Cycle Specification .......................................................................................................... 147 8.13.5.2 Write Cycle Specification .......................................................................................................... 148 8.14 JTAG TIMING CHARACTERISTICS ..................................................................................................................... 149 GLOSSARY ......................................................................................................................................................................... 150 INDEX .................................................................................................................................................................................. 152 ORDERING INFORMATION ................................................................................................................................................ 154 Table of Contents 6 January 11, 2007 List of Tables Table-1 Table-2 Table-3 Table-4 Table-5 Table-6 Table-7 Table-8 Table-9 Table-10 Table-11 Table-12 Table-13 Table-14 Table-15 Table-16 Table-17 Table-18 Table-19 Table-20 Table-21 Table-22 Table-23 Table-24 Table-25 Table-26 Table-27 Operation Mode Selection ........................................................................................................................................................................... Impedance Matching Value in Receive Differential Mode ........................................................................................................................... Multiplex Pin Used in Receive System Interface ......................................................................................................................................... Multiplex Pin Used in Transmit System Interface ........................................................................................................................................ PULS[3:0] Setting in T1/J1 Mode ................................................................................................................................................................. PULS[3:0] Setting in E1 Mode ..................................................................................................................................................................... Transmit Waveform Value for T1 0 ~ 133 ft ................................................................................................................................................. Transmit Waveform Value for T1 133 ~ 266 ft ............................................................................................................................................. Transmit Waveform Value for T1 266 ~ 399 ft ............................................................................................................................................. Transmit Waveform Value for T1 399 ~ 533 ft ............................................................................................................................................. Transmit Waveform Value for T1 533 ~ 655 ft ............................................................................................................................................. Transmit Waveform Value for E1 75 ohm .................................................................................................................................................... Transmit Waveform Value for E1 120 ohm .................................................................................................................................................. Transmit Waveform Value for J1 0 ~ 655 ft ................................................................................................................................................. Impedance Matching Value in Transmit Differential Mode .......................................................................................................................... EXZ Definition .............................................................................................................................................................................................. LLOS Criteria ............................................................................................................................................................................................... SLOS Criteria ............................................................................................................................................................................................... TLOS Detection Between Two Channels .................................................................................................................................................... AIS Criteria ................................................................................................................................................................................................... RMFn Indication ........................................................................................................................................................................................... TMFn Indication ........................................................................................................................................................................................... Clock Output on CLKT1 ............................................................................................................................................................................... Clock Output on CLKE1 ............................................................................................................................................................................... Interrupt Summary ....................................................................................................................................................................................... After Reset Effect Summary ........................................................................................................................................................................ Microprocessor Interface ............................................................................................................................................................................. 29 30 33 35 36 36 38 38 38 38 38 38 38 38 39 43 44 45 46 47 52 53 61 61 68 70 71 List of Tables 7 January 11, 2007 List of Figures Figure-1 Figure-2 Figure-3 Figure-4 Figure-5 Figure-6 Figure-7 Figure-8 Figure-9 Figure-10 Figure-11 Figure-12 Figure-13 Figure-14 Figure-15 Figure-16 Figure-17 Figure-18 Figure-19 Figure-20 Figure-21 Figure-22 Figure-23 Figure-24 Figure-25 Figure-26 Figure-27 Figure-28 Figure-29 Figure-30 Figure-31 Figure-32 Figure-33 Figure-34 Figure-35 Figure-36 Figure-37 Figure-38 Figure-39 Figure-40 Figure-41 Figure-42 Figure-43 Figure-44 Figure-45 Figure-46 Figure-47 Figure-48 Functional Block Diagram ............................................................................................................................................................................ 640-Pin PBGA (Top View) - Outline ............................................................................................................................................................. 640-Pin PBGA (Top View) - Top Left ........................................................................................................................................................... 640-Pin PBGA (Top View) - Top Right ........................................................................................................................................................ 640-Pin PBGA (Top View) - Bottom Left ...................................................................................................................................................... 640-Pin PBGA (Top View) - Bottom Right ................................................................................................................................................... Switch between Impedance Matching Modes .............................................................................................................................................. Receive Differential Line Interface with Twisted Pair Cable (with transformer) ........................................................................................... Receive Differential Line Interface with Coaxial Cable (with transformer) ................................................................................................... Receive Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant) ................................................... Receive Single Ended Line Interface with Coaxial Cable (with transformer) .............................................................................................. Receive Single Ended Line Interface with Coaxial Cable (transformer-less, non standard compliant) ....................................................... Receive Path Monitoring ............................................................................................................................................................................. Transmit Path Monitoring ............................................................................................................................................................................ DSX-1 Waveform Template ........................................................................................................................................................................ T1 Waveform Template Measurement Circuit ............................................................................................................................................. E1 Waveform Template ............................................................................................................................................................................... E1 Waveform Template Measurement Circuit ............................................................................................................................................ Transmit Differential Line Interface with Twisted Pair Cable (with Transformer) ........................................................................................ Transmit Differential Line Interface with Coaxial Cable (with transformer) ................................................................................................. Transmit Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant) .................................................. Transmit Single Ended Line Interface with Coaxial Cable (with transformer) ............................................................................................. Jitter Attenuator ........................................................................................................................................................................................... LLOS Indication on Pins .............................................................................................................................................................................. TLOS Detection Between Two Channels .................................................................................................................................................... Pattern Generation (1) ................................................................................................................................................................................. Pattern Generation (2) ................................................................................................................................................................................. PRBS / ARB Detection ................................................................................................................................................................................ IB Detection ................................................................................................................................................................................................. Automatic Error Counter Updating .............................................................................................................................................................. Manual Error Counter Updating .................................................................................................................................................................. Priority Of Diagnostic Facilities During Analog Loopback ........................................................................................................................... Priority Of Diagnostic Facilities During Manual Remote Loopback ............................................................................................................. Priority Of Diagnostic Facilities During Digital Loopback ............................................................................................................................ Priority Of Diagnostic Facilities During Manual Remote Loopback + Manual Digital Loopback ................................................................. Priority Of Diagnostic Facilities During Manual Remote Loopback + Automatic Digital Loopback ............................................................. G.772 Monitoring ......................................................................................................................................................................................... Automatic JM Updating ............................................................................................................................................................................... Manual JM Updating ................................................................................................................................................................................... REFA Output Options in Normal Operation ................................................................................................................................................ REFB Output Options in Normal Operation ................................................................................................................................................ REFA Output in LLOS Condition (When RCLKn Is Selected) ..................................................................................................................... REFA Output in No CLKA Condition (When CLKA Is Selected) ................................................................................................................. Three IDT82P2828 in Parallel ..................................................................................................................................................................... Interrupt Service Process ............................................................................................................................................................................ Reset ........................................................................................................................................................................................................... 1+1 HPS Scheme, Differential Interface (Shared Common Transformer) .................................................................................................. 1:1 HPS Scheme, Differential Interface (Individual Transformer) ............................................................................................................... 12 13 14 15 16 17 29 30 30 31 31 31 32 32 35 35 36 36 40 40 40 40 42 44 46 48 48 49 50 51 51 54 55 56 58 58 59 60 60 63 64 64 65 66 69 70 72 73 List of Figures 8 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Figure-49 Figure-50 Figure-51 Figure-52 Figure-53 Figure-54 Figure-55 Figure-56 Figure-57 Figure-58 Figure-59 Figure-60 Figure-61 Figure-62 Figure-63 Figure-64 Figure-65 Figure-66 Figure-67 Figure-68 Figure-69 Figure-70 1+1 HPS Scheme, E1 75 ohm Single-Ended Interface (Shared Common Transformer) ........................................................................... 74 JTAG Architecture ..................................................................................................................................................................................... 121 JTAG State Diagram ................................................................................................................................................................................. 122 Transmit Clock Timing Diagram ................................................................................................................................................................ 134 Receive Clock Timing Diagram ................................................................................................................................................................. 134 CLKE1 Clock Timing Diagram ................................................................................................................................................................... 135 E1 Jitter Tolerance Performance ............................................................................................................................................................... 137 T1/J1 Jitter Tolerance Performance .......................................................................................................................................................... 137 E1 Jitter Transfer Performance ................................................................................................................................................................. 138 T1/J1 Jitter Transfer Performance ............................................................................................................................................................. 138 Read Operation in Serial Microprocessor Interface .................................................................................................................................. 139 Write Operation in Serial Microprocessor Interface ................................................................................................................................... 139 Timing Diagram ......................................................................................................................................................................................... 140 Parallel Motorola Non-Multiplexed Microprocessor Interface Read Cycle ................................................................................................ 141 Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle ................................................................................................ 142 Parallel Intel Non-Multiplexed Microprocessor Interface Read Cycle ....................................................................................................... 143 Parallel Intel Non-Multiplexed Microprocessor Interface Write Cycle ........................................................................................................ 144 Parallel Motorola Multiplexed Microprocessor Interface Read Cycle ........................................................................................................ 145 Parallel Motorola Multiplexed Microprocessor Interface Write Cycle ........................................................................................................ 146 Parallel Intel Multiplexed Microprocessor Interface Read Cycle ............................................................................................................... 147 Parallel Intel Multiplexed Microprocessor Interface Write Cycle ............................................................................................................... 148 JTAG Timing ............................................................................................................................................................................................. 149 List of Figures 9 January 11, 2007 28(+1) Channel High-Density T1/E1/J1 Line Interface Unit FEATURES Integrates 28+1 channels T1/E1/J1 short haul line interface units for 100 T1, 120 E1, 110 J1 twisted pair cable and 75 E1 coaxial cable applications Per-channel configurable Line Interface options * Supports various line interface options - Differential and Single Ended line interfaces - true Single Ended termination on primary and secondary side of trans- transformer-less for Differential interfaces * Fully integrated and software selectable receive and transmit termination - Option 1: Fully Internal Impedance Matching with integrated receive - Option 2: Partially Internal Impedance Matching with common external - Option 3: External impedance Matching termination * Supports global configuration and per-channel configuration to T1, E1 or J1 mode Per-channel programmable features * Provides T1/E1/J1 short haul waveform templates and userprogrammable arbitrary waveform templates * Provides two JAs (Jitter Attenuator) for each channel of receiver and transmitter * Supports AMI/B8ZS (for T1/J1) and AMI/HDB3 (for E1) encoding and decoding Per-channel System Interface options * Supports Single Rail, Dual Rail with clock or without clock and sliced system interface * Integrated Clock Recovery for the transmit interface to recover transmit clock from system transmit data Per-channel system and diagnostic functions * Provides transmit driver over-current detection and protection with optional automatic high impedance of transmit interface * Detects and generates PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback) in either receive or transmit direction * Provides defect and alarm detection in both receive and transmit directions. - Defects include BPV (Bipolar Violation) /CV (Code Violation) and EXZ - Alarms include LLOS (Line LOS), SLOS (System LOS), TLOS (Transmit LOS) and AIS (Alarm Indication Signal) (Excessive Zeroes) resistor for improved device power dissipation termination resistor former for E1 75 coaxial cable applications IDT82P2828 * Programmable LLOS detection /clear levels. Compliant with ITU and ANSI specifications * Various pattern, defect and alarm reporting options - Serial hardware LLOS reporting (LLOS, LLOS0) for all 29 channels - Configurable per-channel hardware reporting with RMF/TMF - Register access to individual registers or 16-bit error counters (Receive /Transmit Multiplex Function) * Supports Analog Loopback, Digital Loopback and Remote Loopback * Supports T1.102 line monitor Channel 0 monitoring options * Channel 0 can be configured as monitoring channel or regular channel to increase capacity * Supports all internal G.772 Monitoring for Non-Intrusive Monitoring of any of the 28 channels of receiver or transmitter * Jitter Measurement per ITU O.171 Hitless Protection Switching (HPS) without external Relays * Supports 1+1 and 1:1 hitless protection switching * Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board) * High impedance transmitter and receiver while powered down * Per-channel register control for high impedance, independent for receiver and transmitter Clock Inputs and Outputs * Flexible master clock (N x 1.544 MHz or N x 2.048 MHz) (1 N 8, N is an integer number) * Two selectable reference clock outputs - from the recovered clock of any of the 29 channels - from external clock input - from device master clock * Integrated clock synthesizer can multiply or divide the reference clock to a wide range of frequencies: 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz and 32.768 MHz * Cascading is provided to select a single reference clock from multiple devices without the need for any external logic Microprocessor Interface * Supports Serial microprocessor interface and Parallel Intel / Motorola Non-Multiplexed /Multiplexed microprocessor interface Other Key Features * IEEE1149.1 JTAG boundary scan * Two general purpose I/O pins * 3.3 V I/O with 5 V tolerant inputs * 3.3 V and 1.8 V power supply * Package: 640-pin TEPBGA (31 mm X 31 mm) Applicable Standards * AT&T Pub 62411 Accunet T1.5 Service * ANSI T1.102, T1.403 and T1.231 * Bellcore TR-TSY-000009, GR-253-CORE and GR-499-CORE * ETSI CTR12/13 * ETS 300166 and ETS 300 233 * G.703, G.735, G.736, G.742, G.772, G.775, G.783 and G.823 * O.161 * ITU I.431 and ITU O.171 IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. 10 2007 Integrated Device Technology, Inc. January 11, 2007 DSC-6248/2 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT APPLICATIONS SDH/SONET multiplexers Central office or PBX (Private Branch Exchange) Digital access cross connects Remote wireless modules Microwave transmission systems DESCRIPTION The IDT82P2828 is a 28+1 channels high-density T1/E1/J1 short haul Line Interface Unit. Each channel of the IDT82P2828 can be independently configured. The configuration is performed through a Serial or Parallel Intel/Motorola Non-Multiplexed /Multiplexed microprocessor interface. In the receive path, through a Single Ended or Differential line interface, the received signal is processed by an adaptive Equalizer and then sent to a Slicer. Clock and data are recovered from the digital pulses output from the Slicer. After passing through an enabled or disabled Receive Jitter Attenuator, the recovered data is decoded using B8ZS/ AMI/HDB3 line code rule in Single Rail NRZ Format mode and output to the system, or output to the system without decoding in Dual Rail NRZ Format mode and Dual Rail RZ Format mode. In the transmit path, the data to be transmitted is input on TDn in Single Rail NRZ Format mode or TDPn/TDNn in Dual Rail NRZ Format mode and Dual Rail RZ Format mode, and is sampled by a transmit reference clock. The clock can be supplied externally from TCLKn or recovered from the input transmit data by an internal Clock Recovery. A selectable JA in Tx path is used to de-jitter gapped clocks. To meet T1/ E1/J1 waveform standards, five preset T1 templates and two E1 templates, as well as an arbitrary waveform generator are provided. The data through the Waveform Shaper, the Line Driver and the Tx Transmitter is output on TTIPn and TRINGn. Alarms (including LOS, AIS) and defects (including BPV, EXZ) are detected in both receive line side and transmit system side. AIS alarm, PRBS, ARB and IB patterns can be generated /detected in receive / transmit direction for testing purpose. Analog Loopback, Digital Loopback and Remote Loopback are all integrated for diagnostics. Channel 0 is a special channel. Besides normal operation as the other 28 channels, channel 0 also supports G.772 Monitoring and Jitter Measurement per ITU O.171. A line monitor function per T1.102 is available to provide a Non-Intrusive Monitoring of channels of other devices. JTAG per IEEE 1149.1 is also supported by the IDT82P2828. Applications 11 January 11, 2007 IDT82P2828 BLOCK DIAGRAM Block Diagram LLOS LLOS0 Defect/Alarm Detector Rx Terminator Equalizer Slicer RJA Decoder Rx Clock & Data Recovery Remote Loopback Digital Loopback Pattern Generator/ Detector RCLK[28:0]/RMF[28:0] RDN[28:0]/RMF[28:0] RD[28:0]/RDP[28:0] Analog Loopback Tx Terminator TJA Encoder Line Driver Waveform Shaper Tx Clock Recovery TCLK[28:0]/TDN[28:0] TDN[28:0]/TMF[28:0] TD[28:0]/TDP[28:0] G.772 Monitor Alarm Generator RCLK[28:0] Defect/Alarm Detector Common Control MCU Interface Clock Generator JTAG TDO TDI TCK TMS TRST RST GPIO[1:0] TEHW TEHWE OE RIM REF VCOM[1:0] VCOMEN CLKB CLKA REFB REFA CLKE1 CLKT1 MCKSEL[3:0] MCLK A[10:0] D[7:0] SDO/ACK /READY SDI/R/ W/ WR SCLK/ DS/RD ALE/AS IM INT/ MOT P/S CS INT VDDIO VDDA VDDD VDDR VDDT GNDA GNDD GNDT RTIP[28:0] RRING[28:0] TTIP[28:0] Figure-1 Functional Block Diagram TRING[28:0] 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 12 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 1 PIN ASSIGNMENT Figure-2 shows the outline of the pin assignment. For a clearer description, four segments are divided in this figure and the details of each are shown from Figure-3 to Figure-6. 1 A B C D E F G H J K L M N P R T U V W Y AA AB AC AD AE AF AG AH AJ AK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 A B C D E F G H J Top Left Top Right K L M N P R T U V W Bottom Left Bottom Right Y AA AB AC AD AE AF AG AH AJ AK 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Figure-2 640-Pin PBGA (Top View) - Outline Pin Assignment 13 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 RDN23/ RMF23 A B C D E F G H J K L M N P R GNDA VDDA TTIP24 TRING 24 VDDT 24 RTIP24 RRING 24 VDDR 24 VDDR 26 VDDR 28 GNDT TTIP23 TRING 23 VDDT 23 RTIP23 VDDR 23 RRING 25 RTIP25 VDDR 27 RRING 27 RTIP27 TTIP22 TRING TCLK28/ TD27/ 22 TDN28 TDP27 GNDT VDDT 22 RTIP22 RRING 22 GNDA RDN27/ TCLK26/ TD25/ RMF27 TDN26 TDP25 RDN25/ TCLK24/ TD23/ RMF25 TDN24 TDP23 A B C D E F G H J K L GNDA VDDA VDDT 25 GNDT GNDT TDN28/ RCLK28/ RD27/ TMF28 RMF28 RDP27 TD28/ TDP28 NC TDN26/ RCLK26/ RD25/ TMF26 RMF26 RDP25 TDN24/ RCLK24/ RD23/ TMF24 RMF24 RDP23 RDN24/ TCLK23/ RMF24 TDN23 TDN23/ TMF23 VDDD TTIP25 TRING 25 TRING 26 TTIP26 TRING 27 TTIP27 GNDT RRING 23 VDDR 22 VDDR 25 RRING 26 RTIP26 RDN28/ TCLK27/ TD26/ RMF28 TDN27 TDP26 RD28/ RDP28 VDDIO RDN26/ TCLK25/ TD24/ RMF26 TDN25 TDP24 TDN27/ RCLK27/ RD26/ TMF27 RMF27 RDP26 NC VDDIO VDDIO TDN25/ RCLK25/ RD24/ TMF25 RMF25 RDP24 VDDIO NC VDDD GNDT VDDT 26 VDDT 27 VDDT 28 TRING 28 VDDT0 VDDIO GNDA GNDA NC GNDD GNDD GNDD GNDD GNDD GNDD GNDA GNDA TTIP28 GNDT GNDA TRING0 GNDT GNDT RRING 28 RTIP28 GNDA TTIP0 VDDT1 GNDT VDDA GNDA TTIP1 TRING1 GNDT VDDA GNDA GNDD GNDD GNDD GNDD M N P R TRING2 VDDT2 RRING0 VDDR0 VDDR1 GNDA GNDD GNDD GNDD GNDD TTIP2 VDDT3 RTIP0 VDDR2 RRING1 GNDA GNDD GNDD GNDD GNDD TTIP3 TRING3 VDDT4 VCOM0 RTIP1 GNDA GNDD GNDD GNDD GNDD 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Figure-3 640-Pin PBGA (Top View) - Top Left Pin Assignment 14 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 A B C D E F G H J K L M N P R TDN22/ RCLK22/ RD21/ TMF22 RMF22 RDP21 TD22/ TDP22 TDN20/ RCLK20/ RD19/ TMF20 RMF20 RDP19 TDN18/ RCLK18/ RD17/ TMF18 RMF18 RDP17 TDN16/ RCLK16/ RD15/ RCLK15/ TMF16 RMF16 RDP15 RMF15 RDN16/ TCLK15/ RDN15/ RMF16 TDN15 RMF15 TDN15/ TMF15 NC GNDA GNDA A B C D E F G H J K L M N P R RDN22/ TCLK21/ TD20/ RMF22 TDN21 TDP20 RDN20/ TCLK19/ TD18/ RMF20 TDN19 TDP18 RDN18/ TCLK17/ TD16/ RMF18 TDN17 TDP16 GNDA GNDA TRING 21 TTIP21 TRING 20 RCLK23/ RD22/ RMF23 RDP22 NC TDN21/ RCLK21/ RD20/ TMF21 RMF21 RDP20 TDN19/ RCLK19/ RD18/ TMF19 RMF19 RDP18 TDN17/ RCLK17/ RD16/ TMF17 RMF17 RDP16 NC TCLK22/ TD21/ TDN22 TDP21 VDDD VDDD RDN21/ TCLK20/ TD19/ RMF21 TDN20 TDP19 VDDD NC VDDIO RDN19/ TCLK18/ TD17/ RMF19 TDN18 TDP17 VDDIO VDDIO VDDIO RDN17/ TCLK16/ TD15/ RMF17 TDN16 TDP15 VDDIO VDDR20 VDDR21 GNDT REF VDDD RRING VDDT21 21 GNDD GNDD GNDD GNDD GNDD GNDD GNDD GNDD GNDD GNDA RRING VDDR19 RTIP21 VDDT20 TTIP20 20 RTIP20 VDDR18 VDDT19 RRING 19 RTIP19 TRING 19 GNDT TTIP19 TRING 18 GNDA GNDA NC GNDT GNDA VDDA RRING 18 RTIP18 GNDT VDDT18 TTIP18 TRING 17 GNDA VDDA RRING VDDT17 17 GNDA VDDA RRING 16 RTIP17 VDDT16 TTIP17 TRING 16 GNDT GNDD GNDD GNDD GNDD GNDA VDDA GNDT TTIP16 TRING 15 GNDD GNDD GNDD GNDD GNDA VDDR17 RTIP16 GNDT GNDD GNDD GNDD GNDD GNDA RRING VDDR16 VCOM1 VDDT15 TTIP15 15 RTIP15 VDDR15 RRING VDDT14 14 TRING 14 GNDD GNDD GNDD GNDD GNDA 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Figure-4 640-Pin PBGA (Top View) - Top Right Pin Assignment 15 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 1 T U V W Y AA AB AC AD AE AF AG AH AJ AK TRING4 2 GNDT 3 RRING2 4 VDDA 5 VDDR3 6 GNDA 7 8 9 10 11 12 GNDD 13 GNDD 14 GNDD 15 GNDD T U V W Y AA AB AC AD TTIP4 GNDT RTIP2 RRING3 VDDR4 GNDA GNDD GNDD GNDD GNDD TTIP5 TRING5 VDDT5 RTIP3 RRING4 GNDA GNDD GNDD GNDD GNDD TRING6 VDDT6 RRING5 VDDA RTIP4 GNDA GNDD GNDD GNDD GNDD TTIP6 VDDT7 RTIP5 RRING6 VDDA GNDA TTIP7 TRING7 GNDT RTIP6 RRING7 GNDA GNDA TD1/ TDP1 RDN1/ RMF1 TCLK2/ TDN2 TD3/ TDP3 RD3/ RDP3 RDN3/ RMF3 GNDA GNDT TDN1/ TMF1 RCLK1/ RMF1 RD2/ RDP2 TDN3/ TMF3 TD4/ TDP4 RCLK3/ RMF3 VDDA VDDR5 TCLK1/ TDN1 TD2/ TDP2 RDN2/ RMF2 TCLK3/ TDN3 RDN4/ RMF4 RD4/ RDP4 TCLK4/ TDN4 TDN4/ TMF4 VDDR6 RD1/ RDP1 TDN2/ TMF2 RCLK2/ RMF2 TRST TCLK5/ TDN5 TDN5/ TMF5 TD5/ TDP5 RCLK4/ RMF4 RTIP7 GNDA VDDR7 GNDA VDDA GNDA TMS GNDA GNDD GNDD VDDIO VDDIO VDDD GNDD GNDD VDDD VDDIO AE AF AG AH AJ AK TDI TD6/ TDP6 RCLK5/ RMF5 RDN5/ RMF5 RD5/ RDP5 TCK RDN6/ RMF6 RD6/ RDP6 TCLK6/ TDN6 TDN6/ TMF6 TDO TCLK7/ TDN7 TDN7/ TMF7 TD7/ TDP7 RCLK6/ RMF6 NC TD0/ TDP0 RCLK7/ RMF7 RDN7/ RMF7 RD7/ RDP7 GPIO0 RDN0/ RMF0 RD0/ RDP0 TCLK0/ TDN0 TDN0/ TMF0 GPIO1 TEHWE TEHW IC INT/MOT IM RST D4 D0 A7 A3 ALE/AS RIM D5 D1 A8 A4 A0 OE RCLK0/ RMF0 D6 D2 A9 A5 A1 GNDA VDDA D7 D3 A10 A6 A2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Figure-5 640-Pin PBGA (Top View) - Bottom Left Pin Assignment 16 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 16 T U V W Y AA AB AC AD AE AF AG AH AJ AK VDDIO GNDD 17 GNDD 18 GNDD 19 GNDD 20 21 22 23 24 25 GNDA 26 27 28 29 30 T U V W Y AA AB AC AD AE AF AG AH AJ AK VDDR13 VDDR14 RTIP14 VDDT13 TTIP14 RRING VDDR12 13 RTIP13 NC RRING 12 VDDA TRING 13 GNDT GNDD GNDD GNDD GNDD GNDA GNDT TTIP13 TRING 12 TTIP12 TRING 11 GNDD GNDD GNDD GNDD GNDA GNDT GNDD GNDD GNDD GNDD GNDA GNDA RRING 11 RTIP11 RTIP12 GNDT GNDA VDDA VDDT12 GNDA VDDA RRING 10 VDDA VDDT11 TTIP11 TRING 10 GNDA GNDA GNDT TTIP10 GNDA GNDA RTIP10 VDDT10 VDDT9 TRING9 GNDA RRING9 VDDR11 RRING8 GNDT TTIP9 VDDIO VDDIO VDDD VDDD VDDD VDDIO VDDIO VDDIO GNDA RTIP9 VCOME N VDDR10 RTIP8 GNDT TRING8 NC LLOS LLOS0 MCKSEL MCKSEL MCKSEL MCKSEL 0 1 2 3 TCLK8/ TDN8 TDN8/ TMF8 TD8/ TDP8 MCLK TD9/ TDP9 RCLK8/ RMF8 RDN8/ RMF8 RD8/ RDP8 RDN9/ RMF9 RD9/ RDP9 TCLK9/ TDN9 TDN9/ TMF9 GNDD GNDD NC VDDR9 VDDR8 VDDT8 TTIP8 P/S SDI/R/W/ WR SDO/ ACK/ RDY INT CLKB CLKE1 TCLK10/ TD11/ TDN10 TDP11 RDN11/ TCLK12/ TD13/ RMF11 TDN12 TDP13 RDN13/ TCLK14/ RCLK14/ RMF13 TDN14 RMF14 TDN14/ TMF14 RD14/ RDP14 GNDA NC RDN14/ RMF14 GNDA CLKA CLKT1 TDN10/ RCLK10/ RD11/ TMF10 RMF10 RDP11 TD10/ TDP10 RCLK9/ RMF9 TDN12/ RCLK12/ RD13/ TMF12 RMF12 RDP13 CS SCLK/ DS/RD REFB RDN10/ TCLK11/ TD12/ RMF10 TDN11 TDP12 RD10/ RDP10 RDN12/ TCLK13/ TD14/ RMF12 TDN13 TDP14 TDN13/ RCLK13/ TMF13 RMF13 REFA TDN11/ RCLK11/ RD12/ TMF11 RMF11 RDP12 GNDA GNDA 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Figure-6 640-Pin PBGA (Top View) - Bottom Right Pin Assignment 17 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 2 PIN DESCRIPTION Name I/O Pin No. 1 Line Interface RTIPn RRINGn (n=0~28) Input RTIPn / RRINGn: Receive Bipolar Tip/Ring for Channel 0 ~ 28 The receive line interface supports both Receive Differential mode and Receive Single Ended mode. In Receive Differential mode, the received signal is coupled into RTIPn and RRINGn via a 1:1 transformer or without a transformer (transformer-less). In Receive Single Ended mode, RRINGn should be left open. The received signal is input on N3, P5, T3, U4, V5, W3, Y4, AA5, RTIPn via a 2:1 (step down) transformer or without a transformer (transformer-less). AD28, AD26, AB27, Y26, W27, These pins will become High-Z globally or channel specific in the following conditions: U26, R28, P26, M27, K28, K26, * Global High-Z: H27, F26, E28, E6, D5, E3, F4, G5, - Connecting the RIM pin to low; J4, L5 - Loss of MCLK - During and after power-on reset, hardware reset or global software reset; * Per-channel High-Z - Receiver power down by writing `1' to the R_OFF bit (b5, RCF0,...) L1, M1, P1, R1, U1, V1, Y1, AA1, AF30, AD30, AB30, AA30, W30, U30, T30, P30, M30, L30, J30, G30, F30, D30, A5, A4, A3, C1, F1, H1, J1 TTIPn / TRINGn: Transmit Bipolar Tip /Ring for Channel 0 ~ 28 The transmit line interface supports both Transmit Differential mode and Transmit Single Ended mode. In Transmit Differential mode, TTIPn outputs a positive differential pulse while TRINGn outputs a negative differential pulse. The pulses are coupled to the line side via a 1:2 (step up) transformer or without a transformer (transformer-less). K1, M2, N1, R2, T1, V2, W1, AA2, In Transmit Single Ended mode, TRINGn should be left open (it is shorted to ground interAE30, AC30, AB29, Y30, V30, U29, nally). The signal presented at TTIPn is output to the line side via a 1:2 (step up) transformer. R30, N30, M29, K30, H30, G29, These pins will become High-Z globally or channel specific in the following conditions: E30, C30, A6, B4, B3, D1, E1, G1, * Global High-Z: J2 - Connecting the OE pin to low; - Loss of MCLK; - During and after power-on reset, hardware reset or global software reset; * Per-channel High-Z - Writing `0' to the OE bit (b6, TCF0,...) 2; - Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode, except that the channel is in Remote Loopback or transmit internal pattern with XCLK 3; - Transmitter power down by writing `1' to the T_OFF bit (b5, TCF0,...); - Per-channel software reset; - The THZ_OC bit (b4, TCF0,...) is set to `1' and the transmit driver over-current is detected. Refer to Section 3.3.8 Output High-Z on TTIP and TRING for details. P3, R5, U3, V4, W5, Y3, AA4, AB5, AE28, AE26, AC27, AA26, W28, V26, T28, R26, N27, L28, L26, J27, G26, F28, D6, D4, D3, G4, H5, K4, M5 Description TTIPn TRINGn (n=0~28) Output Note: 1. The pin number of the pins with the footnote `n' is listed in order of channel (CH0 ~ CH28). 2. The content in the brackets indicates the position and the register name of the preceding bit. After the register name, if the punctuation `,...' is followed, this bit is in a per-channel register. If there is no punctuation following the address, this bit is in a global register or in a channel 0 only register. The addresses and details are included in Chapter 5 Programming Information. 3. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode. Pin Description 18 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name I/O Pin No. System Interface Description RDn / RDPn (n=0~28) Output AH9, AC4, AE2, AG1, AH3, AK5, AH6, AK8, AK20, AH21, AK23, AH24, AK26, AH27, AH29, A27, C26, A24, C23, A21, C20, A18, C17, B15, D14, B12, D11, B9, D8 RDn: Receive Data for Channel 0 ~ 28 When the receive system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as RDn. The decoded NRZ data is updated on the active edge of RCLKn. The active level on RDn is selected by the RD_INV bit (b3, RCF1,...). When the receiver is powered down, RDn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...). RDPn: Positive Receive Data for Channel 0 ~ 28 When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDPn. In Receive Dual Rail NRZ Format mode, the un-decoded NRZ data is output on RDPn and RDNn and updated on the active edge of RCLKn. In Receive Dual Rail RZ Format mode, the un-decoded RZ data is output on RDPn and RDNn and updated on the active edge of RCLKn. In Receive Dual Rail Sliced mode, the raw RZ sliced data is output on RDPn and RDNn. For Receive Differential line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn and a negative pulse on RRINGn; while an active level on RDNn indicates the receipt of a negative pulse on RTIPn and a positive pulse on RRINGn. For Receive Single Ended line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn; while an active level on RDNn indicates the receipt of a negative pulse on RTIPn. The active level on RDPn and RDNn is selected by the RD_INV bit (b3, RCF1,...). When the receiver is powered down, RDPn and RDNn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...). RDNn / RMFn (n=0~28) Output AG9, AD1, AE3, AH1, AG3, AJ5, AG6, AJ8, AJ20, AG21, AJ23, AG24, AJ26, AG27, AH30, B28, B26, D25, B23, D22, B20, D19, B17, A15, C14, A12, C11, A9, C8 RDNn: Negative Receive Data for Channel 0 ~ 28 When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDNn. (Refer to the description of RDPn for details). RMFn: Receive Multiplex Function for Channel 0 ~ 28 When the receive system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as RMFn. RMFn is configured by the RMF_DEF[2:0] bits (b7~5, RCF1,...) and can indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ+LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Section 3.5.7.1 RMFn Indication for details. The output on RMFn is updated on the active edge of RCLKn. The active level of RMFn is always high. When the receiver is powered down, RMFn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...). Pin Description 19 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name RCLKn / RMFn (n=0~28) I/O Output Pin No. AK10, AD2, AE4, AH2, AK4, AH5, AK7, AH8, AH20, AK22, AH23, AK25, AH26, AK28, AG29, A28, A26, C25, A23, C22, A20, C19, A17, C16, B14, D13, B11, D10, B8 Description RCLKn: Receive Clock for Channel 0 ~ 28 When the receive system interface is configured to Single Rail NRZ Format mode, Dual Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock which is recovered from the received signal. The data output on RDn and RMFn (in Receive Single Rail NRZ Format mode) or RDPn/ RDNn (in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced) is updated on the active edge of RCLKn. The active edge is selected by the RCK_ES bit (b4, RCF1,...). In LLOS condition, RCLKn output high or XCLK, as selected by the RCKH bit (b7, RCF0,...) (refer to Section 3.5.3.1 Line LOS (LLOS) for details). When the receiver is powered down, RCLKn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...). RMFn: Receive Multiplex Function for Channel 0 ~ 28 When the receive system interface is configured to Dual Rail Sliced mode, this multiplex pin is used as RMFn. (Refer to the description of RMFn of the RDNn/RMFn multiplex pin for details). LLOS Output AF17 LLOS: Receive Line Loss Of Signal LLOS synchronizes with the output of CLKE1 and can indicate the LLOS (Line LOS) status of all 29 channels in a serial format. When the clock output on CLKE1 is enabled, LLOS indicates the LLOS status of the 29 channels in a serial format and repeats every twenty-nine cycles. Channel 0 is positioned by LLOS0. Refer to the description of LLOS0 below for details. LLOS is updated on the rising edge of CLKE1 and is always active high. When the clock output of CLKE1 is disabled, LLOS will be held in High-Z state. (Refer to Section 3.5.3.1 Line LOS (LLOS) for details.) LLOS0: Receive Line Loss Of Signal for Channel 0 LLOS0 can indicate the position of channel 0 on the LLOS pin. When the clock output on CLKE1 is enabled, LLOS0 pulses high for one CLKE1 clock cycle to indicate the position of channel 0 on the LLOS pin. When CLKE1 outputs 8 KHz clock, LLOS0 pulses high for one 8 KHz clock cycle (125 s) every twenty-nine 8 KHz clock cycles; when CLKE1 outputs 2.048 MHz clock, LLOS0 pulses high for one 2.048 MHz clock cycle (488 ns) every twenty-nine 2.048 MHz clock cycles. LLOS0 is updated on the rising edge of CLKE1. When the clock output on CLKE1 is disabled, LLOS0 will be held in High-Z state. (Refer to Section 3.5.3.1 Line LOS (LLOS) for details.) LLOS0 Output AF18 Pin Description 20 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name TDn / TDPn (n=0~28) I/O Input Pin No. AG8, AC1, AD3, AF1, AG2, AJ4, AG5, AJ7, AJ19, AG20, AJ22, AG23, AJ25, AG26, AJ28, D27, B25, D24, B22, D21, B19, D18, B16, A14, C13, A11, C10, A8, C7 Description TDn: Transmit Data for Channel 0 ~ 28 When the transmit system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as TDn. TDn accepts Single Rail NRZ data. The data is sampled into the device on the active edge of TCLKn. The active level on TDn is selected by the TD_INV bit (b3, TCF1,...). TDPn: Positive Transmit Data for Channel 0 ~ 28 When the transmit system interface is configured to Dual Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as TDPn. In Transmit Dual Rail NRZ Format mode, the pre-encoded NRZ data is input on TDPn and TDNn and sampled on the active edge of TCLKn. In Transmit Dual Rail RZ Format mode, the pre-encoded RZ data is input on TDPn and TDNn. The line code is as follows (when the TD_INV bit (b3, TCF1,...) is `0'): TDPn 0 0 1 1 TDNn 0 1 0 1 Output Pulse on TTIPn Output Pulse on TRINGn * Space Negative Pulse Positive Pulse Space Space Positive Pulse Negative Pulse Space Note: * For Transmit Single Ended line interface, TRINGn should be open. The active level on TDPn and TDNn is selected by the TD_INV bit (b3, TCF1,...). TDNn / TMFn (n=0~28) Input / Output AK9, AC2, AD4, AF2, AK3, AH4, AK6, AH7, AH19, AK21, AH22, AK24, AH25, AK27, AH28, C27, A25, C24, A22, C21, A19, C18, A16, D15, B13, D12, B10, D9, B7 TDNn: Negative Transmit Data for Channel 0 ~ 28 When the transmit system interface is configured to Dual Rail NRZ Format mode, this multiplex pin is used as TDNn. (Refer to the description of TDPn for details). TMFn: Transmit Multiplex Function for Channel 0 ~ 28 When the transmit system interface is configured to Single Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as TMFn. TMFn is configured by the TMF_DEF[2:0] bits (b7~5, TCF1,...) and can indicate PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ+SBPV, SLOS. Refer to Section 3.5.7.2 TMFn Indication for details. The output on TMFn is updated on the active edge of TCLKn (if available). The active level of TMFn is always high. TCLKn / TDNn (n=0~28) Input AJ9, AC3, AE1, AF3, AJ3, AG4, AJ6, AG7, AG19, AJ21, AG22, AJ24, AG25, AJ27, AG28, B27, D26, B24, D23, B21, D20, B18, D17, C15, A13, C12, A10, C9, A7 TCLKn: Transmit Clock for Channel 0 ~ 28 When the transmit system interface is configured to Single Rail NRZ Format mode or Dual Rail NRZ Format mode, this multiplex pin is used as TCLKn. TCLKn inputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock. The data input on TDn (in Transmit Single Rail NRZ Format mode) or TDPn/TDNn (in Transmit Dual Rail NRZ Format mode) is sampled on the active edge of TCLKn. The data output on TMFn (in Transmit Single Rail NRZ Format mode) is updated on the active edge of TCLKn. The active edge is selected by the TCK_ES bit (b4, TCF1,...). TDNn: Negative Transmit Data for Channel 0 ~ 28 When the transmit system interface is configured to Dual Rail RZ Format mode, this multiplex pin is used as TDNn. (Refer to the description of TDPn for details). Pin Description 21 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name I/O Pin No. Clock Description MCLK Input AK19 MCLK: Master Clock Input MCLK provides a stable reference timing for the IDT82P2828. MCLK should be a jitter-free 1 clock with 32 ppm (in T1/J1 mode) or 50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is informed to the device by MCKSEL[3:0]. If MCLK misses (duty cycle is less than 30% for 10 s) and then recovers, the device will be reset automatically. MCKSEL[3:0]: Master Clock Selection These four pins inform the device of the clock frequency input on MCLK: MCKSEL[3:0]* 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Note: 0: GNDD 1: VDDIO MCKSEL[0] MCKSEL[1] MCKSEL[2] MCKSEL[3] Input AF19 AF20 AF21 AF22 Frequency (MHz) 1.544 1.544 X 2 1.544 X 3 1.544 X 4 1.544 X 5 1.544 X 6 1.544 X 7 1.544 X 8 2.048 2.048 X 2 2.048 X 3 2.048 X 4 2.048 X 5 2.048 X 6 2.048 X 7 2.048 X 8 CLKT1 Output AH18 CLKT1: 8 KHz / T1 Clock Output The output on CLKT1 can be enabled or disabled, as determined by the CLKT1_EN bit (b1, CLKG). When the output is enabled, CLKT1 outputs an 8 KHz or 1.544 MHz clock, as selected by the CLKT1 bit (b0, CLKG). The output is locked to MCLK. When the output is disabled, CLKT1 is in High-Z state. CLKE1: 8 KHz / E1 Clock Output The output on CLKE1 can be enabled or disabled, as determined by the CLKE1_EN bit (b3, CLKG). When the output is enabled, CLKE1 outputs an 8 KHz or 2.048 MHz clock, as selected by the CLKE1 bit (b2, CLKG). The output is locked to MCLK. When the output is disabled, CLKE1 is in High-Z state. CLKE1 Output AG18 Note: 1. jitter is no more than 0.001 UI. Pin Description 22 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name REFA I/O Output Pin No. AK18 Description REFA: Reference Clock Output A REFA can output three kinds of clocks: a recovered clock of one of the 29 channels, an external clock input on CLKA or a free running clock. The clock frequency is programmable. Refer to Section 3.6.2 Clock Outputs on REFA/REFB for details. The output on REFA can also be disabled, as determined by the REFA_EN bit (b6, REFA). When the output is disabled, REFA is in High-Z state. REFB: Reference Clock Output B REFB can output a recovered clock of one of the 29 channels, an external clock input on CLKB or a free running clock. Refer to Section 3.6.2 Clock Outputs on REFA/REFB for details. The output on REFB can also be disabled, as determined by the REFB_EN bit (b6, REFB). When the output is disabled, REFB is in High-Z state. CLKA: External T1/E1 Clock Input A External T1/J1 (1.544 MHz) or E1 (2.048 MHz) clock is input on this pin. The CKA_T1E1 bit (b5, REFA) should be set to match the clock frequency. When not used, this pin should be connected to GNDD. CLKB: External T1/E1 Clock Input B External T1/J1 (1.544 MHz) or E1 (2.048 MHz) clock is input on this pin. The CKB_T1E1 bit (b5, REFB) should be set to match the clock frequency. When not used, this pin should be connected to GNDD. Common Control REFB Output AJ18 CLKA Input AH17 CLKB Input AG17 VCOM[0] VCOM[1] Output R4 P28 VCOM: Voltage Common Mode [1:0] These pins are used only when the receive line interface is in Receive Differential mode and connected without a transformer (transformer-less). To enable these pins, the VCOMEN pin must be connected high. Refer to Figure-10 for the connection. When these pins are not used, they should be left open. VCOMEN: Voltage Common Mode Enable This pin should be connected high only when the receive line interface is in Receive Differential mode and connected without a transformer (transformer-less). When not used, this pin should be left open. REF: Reference Resistor An external resistor (10 K, 1%) is used to connect this pin to ground to provide a standard reference current for internal circuit. This resistor is required to ensure correct device operation. RIM: Receive Impedance Matching In Receive Differential mode, when RIM is low, all 29 receivers become High-Z and only external impedance matching is supported. In this case, the per-channel impedance matching configuration bits - the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...) - are ignored. In Receive Differential mode, when RIM is high, impedance matching is configured on a perchannel basis by the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...). This pin can be used to control the receive impedance state for Hitless Protection applications. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details. In Receive Single Ended mode, this pin should be left open. VCOMEN Input (Pull-Down) AF26 REF - D29 RIM Input (Pull-Down) AH10 Pin Description 23 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name OE I/O Input Pin No. AJ10 Description OE: Output Enable OE enables or disables all Line Drivers globally. A high level on this pin enables all Line Drivers while a low level on this pin places all Line Drivers in High-Z state and independent from related register settings. Note that the functionality of the internal circuit is not affected by OE. If this pin is not used, it should be tied to VDDIO. This pin can be used to control the transmit impedance state for Hitless protection applications. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details. TEHWE: Hardware T1/J1 or E1 Mode Selection Enable When this pin is open, the T1/J1 or E1 operation mode is selected by TEHW globally. When this pin is low, the T1/J1 or E1 operation mode is selected by the T1E1 bit (b0, CHCF,...) on a per-channel basis. TEHW: Hardware T1/J1 or E1 Mode Selection When TEHWE is open, this pin selects the T1/J1 or E1 operation mode globally: Low - E1 mode; Open - T1/J1 mode. When TEHWE is low, the input on this pin is ignored. GPIO: General Purpose I/O [1:0] These two pins can be defined as input pins or output pins by the DIR[1:0] bits (b1~0, GPIO) respectively. When the pins are input, their polarities are indicated by the LEVEL[1:0] bits (b3~2, GPIO) respectively. When the pins are output, their polarities are controlled by the LEVEL[1:0] bits (b3~2, GPIO) respectively. RST: Reset (Active Low) A low pulse on this pin resets the device. This hardware reset process completes in 2 s maximum. Refer to Section 4.1 Reset for an overview on reset options. MCU Interface TEHWE Input (Pull-Up) AF11 TEHW Input (Pull-Up) AF12 GPIO[0] GPIO[1] Output / Input AF9 AF10 RST Input AG10 INT Output AK16 INT: Interrupt Request This pin indicates interrupt requests for all unmasked interrupt sources. The output characteristics (open drain or push-pull internally) and the active level are determined by the INT_PIN[1:0] bits (b3~2, GCF). CS: Chip Select (Active Low) This pin must be asserted low to enable the microprocessor interface. A transition from high to low must occur on this pin for each Read/Write operation and CS should remain low until the operation is over. P/S: Parallel or Serial Microprocessor Interface Select P/S selects Serial or Parallel microprocessor interface for the device: GNDD - Serial microprocessor interface. VDDIO - Parallel microprocessor interface. Serial microprocessor interface consists of the CS, SCLK, SDI, SDO pins. Parallel microprocessor interface consists of the CS, INT/MOT, IM, DS/RD, ALE/AS, R/W/WR, ACK/RDY, D[7:0], A[10:0] pins. INT/MOT: Intel or Motorola Microprocessor Interface Select In Parallel microprocessor interface, INT/MOT selects Intel or Motorola microprocessor interface for the device: GNDD - Parallel Motorola microprocessor interface. Open - Parallel Intel microprocessor interface. In Serial microprocessor interface, this pin should be left open. CS Input AJ17 P/S Input AG16 INT/MOT Input (Pull-Up) AF14 Pin Description 24 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name IM I/O Input (Pull-Up) Pin No. AF15 Description IM: Interface Mode Selection In Parallel Motorola or Intel microprocessor interface, IM selects multiplexed bus or non-multiplexed bus for the device: GNDD - Parallel Motorola /Intel Non-Multiplexed microprocessor interface. Open - Parallel Motorola /Intel Multiplexed microprocessor interface. In Serial microprocessor interface, this pin should be connected to GNDD. ALE: Address Latch Enable In Parallel Intel Multiplexed microprocessor interface, this multiplex pin is used as ALE. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is sampled into the device on the falling edges of ALE. AS: Address Strobe In Parallel Motorola Multiplexed microprocessor interface, this multiplex pin is used as AS. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is latched into the device on the falling edges of AS. In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, this pin should be pulled high. In Serial microprocessor interface, this pin should be connected to GNDD. ALE / AS Input AG15 SCLK / DS / RD Input AK17 SCLK: Shift Clock In Serial microprocessor interface, this multiplex pin is used as SCLK. SCLK inputs the shift clock for the Serial microprocessor interface. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the falling edge of SCLK. DS: Data Strobe (Active Low) In Parallel Motorola microprocessor interface, this multiplex pin is used as DS. During a write operation (R/W = 0), data on D[7:0] is sampled into the device. During a read operation (R/W = 1), data is driven to D[7:0] by the device. RD: Read Strobe (Active Low) In Parallel Intel microprocessor interface, this multiplex pin is used as RD. RD is asserted low by the microprocessor to initiate a read operation. Data is driven to D[7:0] by the device during the read operation. SDI / R/W / WR Input AH16 SDI: Serial Data Input In Serial microprocessor interface, this multiplex pin is used as SDI. Address and data on this pin are serially clocked into the device on the rising edge of SCLK. R/W: Read / Write Select In Parallel Motorola microprocessor interface, this multiplex pin is used as R/W. R/W is asserted low for write operation or high for read operation. WR: Write Strobe (Active Low) In Parallel Intel microprocessor interface, this multiplex pin is used as WR. WR is asserted low by the microprocessor to initiate a write operation. Data on D[7:0] is sampled into the device during a write operation. Pin Description 25 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name SDO / ACK / RDY I/O Output Pin No. AJ16 Description SDO: Serial Data Output In Serial microprocessor interface, this multiplex pin is used as SDO. Data on this pin is serially clocked out of the device on the falling edge of SCLK. ACK: Acknowledge Output (Active Low) In Parallel Motorola microprocessor interface, this multiplex pin is used as ACK. A low level on ACK indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation. RDY: Ready Output In Parallel Intel microprocessor interface, this multiplex pin is used as RDY. A high level on RDY reports to the microprocessor that a read/write cycle can be completed. A low level on RDY reports that wait states must be inserted. D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7] A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10] Output / Input AG12 AH12 AJ12 AK12 AG11 AH11 AJ11 AK11 AH15 AJ15 AK15 AG14 AH14 AJ14 AK14 AG13 AH13 AJ13 AK13 D[7:0]: Bi-directional Data Bus In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the bidirectional data bus of the microprocessor interface. In Parallel Motorola /Intel Multiplexed microprocessor interface, these pins are the multiplexed bi-directional address /data bus. In Serial microprocessor interface, these pins should be connected to GNDD. Input A[10:0]: Address Bus In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the address bus of the microprocessor interface. In Parallel Motorola /Intel Multiplexed microprocessor interface, A[10:8], together with D[7:0], are the address bus; while A[7:0] should be connected to GNDD. In Serial microprocessor interface, these pins should be connected to GNDD. JTAG (per IEEE 1149.1) TRST Input Pull-Down AF4 TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. To ensure deterministic operation of the test logic, TMS should be held high when the signal on TRST changes from low to high. This pin may be left unconnected when JTAG is not used. This pin has an internal pull-down resistor. TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge of TCK. To ensure deterministic operation of the test logic, TMS should be held high when the signal on TRST changes from low to high. This pin may be left unconnected when JTAG is not used. This pin has an internal pull-up resistor. TCK: JTAG Test Clock The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK. When TCK is idle at low state, all stored-state devices contained in the test logic shall retain their state indefinitely. This pin should be connected to GNDD when JTAG is not used. TMS Input Pull-up AE5 TCK Input AF6 Pin Description 26 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name TDI I/O Input Pull-up Pin No. AF5 Description TDI: JTAG Test Data Input The test data is input on this pin. It is clocked into the device on the rising edge of TCK. This pin has an internal pull-up resistor. This pin may be left unconnected when JTAG is not used. TDO: JTAG Test Data Output The test data is output on this pin. It is clocked out of the device on the falling edge of TCK. TDO is a High-Z output signal except during the process of data scanning. Power & Ground TDO Output AF7 VDDIO E7, E8, E10, E11, E12, E21, E22, VDDIO: 3.3 V I/O Power Supply E23, E24, E25, AE9, AE10, AE15, AE16, AE17, AE18, AE22, AE23, AE24 A2, B2, J26, K27, L4, L27, M4, VDDA: 3.3 V Analog Core Power Supply M26, T4, W4, Y5, Y27, Y28, AA27, AA28, AD5, AJ2, AK2 E14, E15, E16, E17, E18, E19, AE11, AE14, AE19, AE20, AE21 VDDD: 1.8 V Digital Core Power Supply VDDA VDDD VDDRn (N=0~28) N4, N5, P4, T5, U5, AB3, AB4, AC5, VDDRn: 3.3 V Power Supply for Receiver AF28, AF27, AE27, AD27, U27, T26, T27, R27, P27, N26, G27, F27, E26, E27, E5, E4, F3, F5, G3, H4, H3 K2, L2, N2, P2, R3, V3, W2, Y2, VDDTn: 3.3 V Power Supply for Transmitter Driver AF29, AC29, AC28, AA29, Y29, T29, R29, P29, L29, K29, J29, G28, F29, E29, C6, C4, C3, C2, F2, G2, H2 A1, A29, A30, B1, B29, B30, F6, F7, GNDA: GND for Analog Core / Receiver F8, F25, G6, G25, H6, H25, J6, J25, K6, K25, L6, L25, M6, M25, N6, N25, P6, P25, R6, R25, T6, T25, U6, U25, V6, V25, W6, W25, W26, Y6, Y25, AA6, AA25, AB1, AB6, AB25, AB26, AC6, AC25, AC26, AD6, AD25, AE6, AE25, AJ1, AJ29, AJ30, AK1, AK29, AK30 F10, F11, F12, F13, F14, F15, F16, GNDD: Digital GND F17, F18, F19, F20, F21, F22, F23, F24, M12, M13, M14, M15, M16, M17, M18, M19, N12, N13, N14, N15, N16, N17, N18, N19, P12, P13, P14, P15, P16, P17, P18, P19, R12, R13, R14, R15, R16, R17, R18, R19, T12, T13, T14, T15, T16, T17, T18, T19, U12, U13, U14, U15, U16, U17, U18, U19, V12, V13, V14, V15, V16, V17, V18, V19, W12, W13, W14, W15, W16, W17, W18, W19, AE7, AE8, AE12, AE13, AF23, AF24 VDDTn (N=0~28) GNDA GNDD Pin Description 27 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Name GNDT I/O Pin No. Description B5, B6, C5, D2, D28, E2, H28, H29, GNDT: Analog GND for Transmitter Driver J3, J5, J28, K3, K5, L3, M3, M28, N28, N29, T2, U2, U28, V28, V29, W29, AA3, AB2, AB28, AD29, AE29 TEST IC - AF13 IC: Internal Connected This pin is for IDT use only and should be connected to GNDD. Others NC - C28, C29, D7, D16, E9, E13, E20, NC: Not Connected F9, H26, V27, AF8, AF16, AF25, AG30 Pin Description 28 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3 3.1 FUNCTIONAL DESCRIPTION T1 / E1 / J1 MODE SELECTION The IDT82P2828 can be configured to T1/J1 mode or E1 mode globally or on a per-channel basis. The configuration is determined by the TEHWE pin, the TEHW pin and the T1E1 bit (b0, CHCF,...). Refer to Table-1 for details of the operation mode selection. Table-1 Operation Mode Selection Global Programming TEHWE Pin TEHW Pin T1E1 Bit Operation Mode Open Open Low Per-Channel Programming Low (The configuration of this pin is ignored) 0 T1/J1 1 E1 (The configuration of this bit is ignored). T1/J1 E1 3.2 3.2.1 RECEIVE PATH RX TERMINATION Physical And Electrical Specifications. External Impedance Matching circuit uses an external resistor (Rr) only. RIM RTIP 1 The receive line interface supports Receive Differential mode and Receive Single Ended mode, as selected by the R_SING bit (b3, RCF0,...). In Receive Differential mode, both RTIPn and RRINGn are used to receive signal from the line side. In Receive Single Ended mode, only RTIPn is used to receive signal. In Receive Differential mode, the line interface can be connected with T1 100 , J1 110 or E1 120 twisted pair cable or E1 75 coaxial cable. In Receiver Single Ended mode, the line interface can only be connected with 75 coaxial cable. The receive impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications. 3.2.1.1 Receive Differential Mode In Receive Differential mode, three kinds of impedance matching are supported: Fully Internal Impedance Matching, Partially Internal Impedance Matching and External Impedance Matching. Figure-7 shows an overview of how these Impedance Matching modes are switched. Fully Internal Impedance Matching circuit uses an internal programmable resistor (IM) only and does not use an external resistor. This configuration saves external components and supports 1:1 Hitless Protection Switching (HPS) applications without relays. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary. Partially Internal Impedance Matching circuit consists of an internal programmable resistor (IM) and a value-fixed 120 external resistor (Rr). Compared with Fully Internal Impedance Matching, this configuration provides considerable savings in power dissipation of the device. For example, In E1 120 PRBS mode, the power savings would be 0.75 W. For power savings in other modes, please refer to Chapter 8 RIN 1 0 0 R_TERM2 Receive path R120IN 1 0 Rr = 120 RRING IM R_TERM[1:0] Figure-7 Switch between Impedance Matching Modes To support some particular applications, such as hot-swap or Hitless Protection Switch (HPS) hot-switchover, RTIPn/RRINGn must be forced to enter high impedance state (i.e., External Impedance Matching). For hot-swap, RTIPn/RRINGn must be always held in high impedance state during /after power up; for HPS hot-switchover, RTIPn/RRINGn must enter high impedance state immediately after switchover. Though each channel can be individually configured to External Impedance Matching through register access, it is too slow for hitless switch. Therefore, a hardware pin - RIM - is provided to globally control the high impedance for all 29 receivers. Functional Description 29 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT When RIM is low, only External Impedance Matching is supported for all 29 receivers and the per-channel impedance matching configuration bits - the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...) - are ignored. When RIM is high, impedance matching is configured on a perchannel basis. Three kinds of impedance matching are all supported and selected by the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...). The R_TERM[2] bit (b2, RCF0,...) should be set to match internal or external impedance. If the R_TERM[2] bit (b2, RCF0,...) is `0', internal impedance matching is enabled. The R120IN bit (b4, RCF0,...) should be set to select Partially Internal Impedance Matching or Fully Internal Impedance Matching. The internal programmable resistor (IM) is determined by the R_TERM[1:0] bits (b1~0, Table-2 Impedance Matching Value in Receive Differential Mode RCF0,...). If the R_TERM[2] bit (b2, RCF0,...) is `1', external impedance matching is enabled. The configuration of the R120IN bit (b4, RCF0,...) and the R_TERM[1:0] bits (b1~0, RCF0,...) is ignored. A twisted pair cable can be connected with a 1:1 transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:1 transformer. Table 2 lists the recommended impedance matching value in different applications. Figure-8 to Figure-10 show the connection for one channel. The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment. Cable Condition Partially Internal Impedance Matching (R120IN = 0) 1 R_TERM[2:0] Rr Fully Internal Impedance Matching (R120IN = 1) 1, 2 R_TERM[2:0] Rr External Impedance Matching R_TERM[2:0] 3 Rr T1 100 twisted pair (with transformer) J1 110 twisted pair (with transformer) E1 120 twisted pair (with transformer) E1 75 coaxial (with transformer) T1 100 twisted pair (transformer-less4) J1 110 twisted pair (transformer-less) E1 120 twisted pair (transformer-less) 000 001 010 011 000 001 010 120 000 001 010 011 (open) 1XX 100 110 120 75 100 (not supported) 110 120 Note: 1. Partially Internal Impedance Matching and Fully Internal Impedance Matching are not supported when RIM is low. 2. Fully Internal Impedance Matching is not supported in transformer-less applications. 3. When RIM is low, the setting of the R_TERM[2:0] bits is ignored. 4. In transformer-less applications, the device should be protected against overvoltage. There are three important standards for overvoltage protection: * UL1950 and FCC Part 68; * Telcordia (Bellcore) GR-1089 * ITU-T K.20, K.21 and K.41 1:1 6.0 Vpp RTIPn Rr RRINGn IM 1:1 4.74 Vpp RTIPn Rr RRINGn IM Figure-8 Receive Differential Line Interface with Twisted Pair Cable (with transformer) Figure-9 Receive Differential Line Interface with Coaxial Cable (with transformer) Functional Description 30 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.2.1.2 Receive Single Ended Mode RTIPn 6.0Vpp Rr/2 Rr/2 RRINGn VCOM1 10 F Note: 1. Two Rr/2 resistors should be connected to VCOM[1:0] that are coupled to ground via a 10 F capacitor, which provide 60 common mode input resistance. 2. In this mode, lightning protection should be enhanced. 3. The maximum input dynamic range of RTIP/TRING pin is -0.3 V ~3.6 V (in line monitor mode it is -0.3 V ~ 2 V) Receive Single Ended mode can only be used in 75 coaxial cable applications. IM VCOM0 In Receive Single Ended mode, only External Impedance Matching is supported. External Impedance Matching circuit uses an external resistor (Rr) only. The value of the resistor is 18.75 (see Figure-11 for details) when the single end is connected with a 2:1 transformer or is 75 (see Figure-12 for details) when the single end is connected without a transformer. In Receive Single Ended mode, the RIM pin should be left open and the configuration of the R_TERM[2:0] bits (b2~0, RCF0,...) is ignored. 2:1 4.74 Vpp RTIPn 470 nF Rr RRINGn IM Figure-10 Receive Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant) Figure-11 Receive Single Ended Line Interface with Coaxial Cable (with transformer) Rr1 4.74 Vpp Rr2 RTIPn 470 nF RRINGn IM Rr = Rr1 + Rr2 = 75 Note: In this mode, port protection should be enhanced. Figure-12 Receive Single Ended Line Interface with Coaxial Cable (transformer-less, non standard compliant) Functional Description 31 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.2.2 EQUALIZER DSX cross connect point RTIPn monitor gain = 0 dB R R RRINGn RTIPn r RRINGn monitor gain = 20/26/32 dB monitoring channel monitored channel The equalizer compensates high frequency attenuation to enhance receive sensitivity. 3.2.2.1 Line Monitor In both T1/J1 and E1 short haul applications, the Protected NonIntrusive Monitoring per T1.102 can be performed between two devices. The monitored channel of one device is in normal operation, and the monitoring channel of the other device taps the monitored one through a high impedance bridging circuit (refer to Figure-13 and Figure-14). After the high resistance bridging circuit, the signal arriving at RTIPn/ RRINGn of the monitoring channel is dramatically attenuated. To compensate this bridge resistive attenuation, Monitor Gain can be used to boost the signal by 20 dB, 26 dB or 32 dB, as selected by the MG[1:0] bits (b1~0, RCF2,...). For normal operation, the Monitor Gain should be set to 0 dB, i.e., the Monitor Gain of the monitored channel should be 0 dB. The monitoring channel can be configured to any of the External, Partially Internal or Fully Internal Impedance Matching mode. Here the external r or internal IM is used for voltage division, not for impedance matching. That is, the r (IM) and the two R make up of a resistance bridge. The resistive attenuation of this bridge is 20lg(r/(2R+r)) dB. Note that line monitor is only available in differential line interface. A channel 0 monitoring function is provided (refer to Section 3.5.9 Channel 0 Monitoring). If multiple High-Density LIUs are used in an application, The G.772 function of channel 0 can be used to route the signals of channel 1~28 Receive and Transmit to channel 0 of the same device. This channel 0 Transmit TTIP and TTRING could then be monitored by another device through the Line Monitor function. 3.2.2.2 Receive Sensitivity The receive sensitivity is the minimum range of receive signal level for which the receiver recovers data error-free with -18 dB interference signal added. For Receive Differential line interface, the receive sensitivity is -15 dB. For Receive Single Ended line interface, the receive sensitivity is -12 dB. Figure-13 Receive Path Monitoring DSX cross connect point TTIPn monitor gain = 0 dB R TRINGn monitored channel RTIPn r RRINGn monitoring channel monitor gain = 20/26/32 dB R Figure-14 Transmit Path Monitoring Functional Description 32 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.2.3 SLICER The Slicer is used to generate a standard amplitude mark or a space according to the amplitude of the input signals. The input signal is sliced at 50% of the peak value. 3.2.4 RX CLOCK & DATA RECOVERY recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Section 3.5.7.1 RMFn Indication for the description of RMFn. If data is output on RDPn and RDNn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Dual Rail NRZ Format mode. In this mode, the data is un-decoded and updated on the active edge of RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock. If data is output on RDPn and RDNn in RZ format and the recovered clock is output on RCLKn, the receive system interface is in Dual Rail RZ Format mode. In this mode, the data is un-decoded and updated on the active edge of RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock. If data is output on RDPn and RDNn in RZ format directly after passing through the Slicer, the receive system interface is in Dual Rail Sliced mode. In this mode, the data is raw sliced and un-decoded. RMFn can be selected to indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Chapter 3.5.7.1 RMFn Indication for the description of RMFn. Table-3 summarizes the multiplex pin used in different receive system interface. Table-3 Multiplex Pin Used in Receive System Interface Multiplex Pin Used On Receive System Interface RDn / RDPn RDNn / RMFn RCLKn / RMFn The Rx Clock & Data Recovery is used to recover the clock signal from the received data. It is accomplished by an integrated Digital Phase Locked Loop (DPLL). The recovered clock tracks the jitter in the data output from the Slicer and keeps the phase relationship between data and clock during the absence of the incoming pulse. Note that the IDT82P2828 also provides programmable REFA and REFB pins to output any of the 29 recovered line clocks. Refer to Section 3.6 Clock Inputs and Outputs for details. 3.2.5 DECODER The Decoder is used only when the receive system interface is in Single Rail NRZ Format mode. When the receive system interface is in other modes, the Decoder is bypassed automatically. (Refer to Section 3.2.6 Receive System Interface for the description of the receive system interface). In T1/J1 mode, the received signal is decoded by AMI or B8ZS line code rule. In E1 mode, the received signal is decoded by AMI or HDB3 line code rule. The line code rule is selected by the R_CODE bit (b2, RCF1,...). 3.2.6 RECEIVE SYSTEM INTERFACE The received data can be output to the system side in four modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode, Dual Rail RZ Format mode and Dual Rail Sliced mode, as selected by the R_MD[1:0] bits (b1~0, RCF1). If data is output on RDn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Single Rail NRZ Format mode. In this mode, the data is decoded and updated on the active edge of RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock. The Receive Multiplex Function (RMFn) signal is updated on the active edge of RCLKn and can be selected to indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output Receive System Interface Single Rail NRZ Format Dual Rail NRZ Format Dual Rail RZ Format Dual Rail Sliced RDn 1 RDPn 1 RDPn 1 RDPn 1 RMFn 2 RDNn 1 RDNn 1 RDNn 1 RCLKn 3 RCLKn 3 RCLKn 3 RMFn 2 Note: 1. The active level on RDn, RDPn and RDNn is selected by the RD_INV bit (b3, RCF1,...). 2. RMFn is always active high. 3. The active edge of RCLKn is selected by the RCK_ES bit (b4, RCF1,...). Functional Description 33 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.2.7 RECEIVER POWER DOWN 3.3 3.3.1 TRANSMIT PATH TRANSMIT SYSTEM INTERFACE Set the R_OFF bit (b5, RCF0,...) to `1' will power down the corresponding receiver. In this way, the corresponding receive circuit is turned off and the RTIPn/RRINGn pins are forced to High-Z state. The pins on receive system interface (including RDn/RDPn, RDNn/RMFn, RCLKn/RMFn) will be in High-Z state if the RHZ bit (b6, RCF0,...) is `1' or in low level if the RHZ bit (b6, RCF0,...) is `0'. After clearing the R_OFF bit (b5, RCF0,...), it will take 1 ms for the receiver to achieve steady state, i.e., to return to the previous configuration and performance. The data from the system side is input to the device in three modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode and Dual Rail RZ Format mode, as selected by the T_MD[1:0] bits (b1~0, TCF1,...). If data is input on TDn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn, the transmit system interface is in Single Rail NRZ Format mode. In this mode, the data is encoded and sampled on the active edge of TCLKn. TMFn is updated on the active edge of TCLKn and can be selected to indicate PRBS/ARB, SAIS, TOC, TLOS or SEXZ. Refer to Section 3.5.7.2 TMFn Indication for the description of TMFn. If data is input on TDPn and TDNn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn, the transmit system interface is in Dual Rail NRZ Format mode. In this mode, the data is pre-encoded and sampled on the active edge of TCLKn. If data is input on TDPn and TDNn in RZ format and no transmit clock is input, the transmit system interface is in Dual Rail RZ Format mode. In this mode, the data is pre-encoded. TMFn can be selected to indicate PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ + SBPV or SLOS. Refer to Section 3.5.7.2 TMFn Indication for the description of TMFn. The Tx Clock Recovery block is used to recover the clock signal from the data input on TDPn and TDNn. Refer to Section 3.3.2 Tx Clock Recovery. Table-4 summarizes the multiplex pin used in different transmit system interface. Functional Description 34 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Table-4 Multiplex Pin Used in Transmit System Interface Transmit System Interface Multiplex Pin Used On Transmit System Interface TDn / TDPn TDNn / TMFn TCLKn / TDNn 3.3.4 WAVEFORM SHAPER The IDT82P2828 provides two ways to manipulate the pulse shape before data is transmitted: * Preset Waveform Template; * User-Programmable Arbitrary Waveform. 3.3.4.1 Preset Waveform Template In T1/J1 applications, the waveform template meets T1.102. The T1 template is shown in Figure-15. It is measured in the far end, as shown in Figure-16. The J1 template is measured in the near end line side. In T1 applications, to meet the template, five preset waveform templates are provided according to five grades of cable length. The selection is made by the PULS[3:0] bits (b3~0, PULS,...). In J1 applications, the PULS[3:0] bits (b3~0, PULS,...) should be set to `0111'. Refer to Table-5 for details. 1.2 1 0.8 Normalized Amplitude 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 0 250 500 Time (ns) 750 1000 1250 Single Rail NRZ Format Dual Rail NRZ Format Dual Rail RZ Format TDn 1 TDPn 1 TDPn 1 TMFn 2 TDNn 1 TMFn 2 TCLKn 3 TCLKn 3 TDNn 1 Note: 1. The active level on TDn, TDPn and TDNn is selected by the TD_INV bit (b3, TCF1,...). 2. TMFn is always active high. 3. The active edge of TCLKn is selected by the TCK_ES bit (b4, TCF1,...). If TCLKn is missing, i.e., no transition for more than 64 T1/E1 clock cycles, the TCKLOS_S bit (b3, STAT0,...) will be set. A transition from `0' to `1' on the TCKLOS_S bit (b3, STAT0,...) or any transition (from `0' to `1' or from `1' to `0') on the TCKLOS_S bit (b3, STAT0,...) will set the TCKLOS_IS bit (b3, INTS0,...) to `1', as selected by the TCKLOS_IES bit (b3, INTES,...). When the TCKLOS_IS bit (b3, INTS0,...) is `1', an interrupt will be reported by INT if not masked by the TCKLOS_IM bit (b3, INTM0,...). 3.3.2 TX CLOCK RECOVERY The Tx Clock Recovery is used only when the transmit system interface is in Dual Rail RZ Format mode. When the transmit system interface is in other modes, the Tx Clock Recovery is bypassed automatically. The Tx Clock Recovery is used to recover the clock signal from the data input on TDPn and TDNn. 3.3.3 ENCODER The Encoder is used only when the transmit system interface is in Single Rail NRZ Format mode. When the transmit system interface is in other modes, the Encoder is bypassed automatically. In T1/J1 mode, the data to be transmitted is encoded by AMI or B8ZS line code rule. In E1 mode, the data to be transmitted is encoded by AMI or HDB3 line code rule. The line code rule is selected by the T_CODE bit (b2, TCF1,...). Figure-15 DSX-1 Waveform Template TTIPn Cable IDT82P2828 TRINGn Note: RLOAD = 100 + 5% RLOAD VOUT Figure-16 T1 Waveform Template Measurement Circuit Functional Description 35 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Table-5 PULS[3:0] Setting in T1/J1 Mode Cable Conditions PULS[3:0] TTIPn IDT82P2828 TRINGn Note: RLOAD = 75 or 120 (+ 5%) Figure-18 E1 Waveform Template Measurement Circuit Table-6 PULS[3:0] Setting in E1 Mode Interface Conditions PULS[3:0] DSX1 - 0 ~ 133 ft DSX1 - 133 ~ 266 ft DSX1 - 266 ~ 399 ft DSX1 - 399 ~ 533 ft DSX1 - 533 ~ 655 ft J1 - 0 ~ 655 ft 0010 0011 0100 0101 0110 0111 RLOAD VOUT In E1 applications, the waveform template meets G.703, as shown in Figure-17. It is measured in the near end line side, as shown in Figure18. In E1 applications, the PULS[3:0] should be set to `0000' if differential signals (output from TTIP and TRING) are coupled to a 75 coaxial cable using Internal Impedance matching mode; the PULS[3:0] should be set to `0001' for other E1 interfaces. Refer to Table-6 for details. E1 75 differential interface, Internal Impedance matching mode Other E1 interface 0000 0001 After one of the preset waveform templates is selected, the preset waveform amplitude can be adjusted to get the desired waveform. In T1 mode, the standard value of the SCAL[5:0] bits (b5~0, SCAL,...) is `110110' which is also the default value. The adjusting is made by increasing or decreasing by `1' from the standard value to scale up or down at a percentage ratio of 2% against the preset waveform amplitude. In E1 mode, the SCAL[5:0] bits (b5~0, SCAL,...) should be set to `100001' to get the standard amplitude. The adjusting is made by increasing or decreasing by `1' from the standard value to scale up or down at a percentage ratio of 3%. In summary, do the following step by step, the desired waveform will be got based on the preset waveform template: * Select one preset waveform template by setting the PULS[3:0] bits (b3~0, PULS,...); * Write `100001 to the SCAL[5:0] bits (b5~0, SCAL,...) if E1 mode is selected. * Write the scaling value to the SCAL[5:0] bits (b5~0, SCAL,...) to scale the amplitude of the selected preset waveform template (this step is optional). 1.20 1.00 0.80 0.60 0.40 0.20 0.00 -0.20 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 Normalized Amplitude Time in Unit Intervals Figure-17 E1 Waveform Template Functional Description 36 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.3.4.2 User-Programmable Arbitrary Waveform When the PULS[3:0] bits (b3~0, PULS,...) are set to `1XXX', userprogrammable arbitrary waveform will be used in the corresponding channel. Each waveform shape can extend up to 1 -- UIs (Unit Interval), and is 1 4 divided into 20 sub-phases that are addressed by the SAMP[4:0] bits (b4~0, AWG0,...). The waveform amplitude of each phase is represented by a binary byte, within the range from +63 to -63, stored in the WDAT[6:0] bits (b6~0, AWG1,...) in signed magnitude form. The maximum number +63 (D) represents the maximum positive amplitude of the transmit pulse while the most negative number -63 (D) represents the maximum negative amplitude of the transmit pulse. Therefore, up to 20 bytes are used. There are eight standard templates which are stored in a local ROM. One of them can be selected as reference and made some changes to get the desired waveform. To do this, the first step is to choose a set of waveform value from the standard templates. The selected waveform value should be the most similar to the desired waveform shape. Table-7 to Table-14 list the sample data of each template. Then modify the sample data to get the desired transmit waveform shape. By increasing or decreasing by `1' from the standard value in the SCAL[5:0] bits (b5~0, SCAL,...), the waveform amplitude will be scaled up or down. In summary, do the following for the write operation: * Modify the sample data in the AWG1 register; * Write the AWG0 register to implement the write operation, including: - Write the sample address to the SAMP[4:0] bits (b4~0, AWG0,...); - Write `0' to the RW bit (b5, AWG0,...); - Write `1' to the DONE bit (b6, AWG0,...). Do the following for the read operation: * Write the AWG0 register, including: - Write sample address to the SAMP[4:0] bits (b4~0, AWG0,...); - Write `1' to the RW bit (b5, AWG0,...); - Write `1' to the DONE bit (b6, AWG0,...); * Read the AWG1 register to get the sample data. When the write operation is completed, write the scaling value to the SCAL[5:0] bits (b5~0, SCAL,...) to scale the amplitude of the selected standard waveform (- this step is optional). When more than one UI is used to compose the waveform template and the waveform amplitude is not set properly, the overlap of the two consecutive waveforms will make the waveform amplitude overflow (i.e., exceed the maximum limitation). This overflow is captured by the DAC_IS bit (b7, INTS0,...) and will be reported by the INT pin if enabled by the DAC_IM bit (b7, INTM0,...). Refer to application note AN-513 `User-Programmable Arbitrary Waveform for DSX1' for more details. Functional Description 37 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Table-7 Transmit Waveform Value for T1 0 ~ 133 ft SAMP[4:0] WDAT[6:0] 1 17H 2 27H 3 27H 4 26H 5 25H 6 25H 7 25H 8 24H 9 23H 10 4AH 11 4AH 12 49H 13 47H 14 45H 15 44H 16 43H 17 42H 18 41H 19 00H 20 00H Table-8 Transmit Waveform Value for T1 133 ~ 266 ft SAMP[4:0] WDAT[6:0] 1 1BH 2 2EH 3 2CH 4 2AH 5 29H 6 28H 7 27H 8 26H 9 25H 10 50H 11 4FH 12 4DH 13 4AH 14 48H 15 46H 16 44H 17 43H 18 42H 19 41H 20 00H Table-9 Transmit Waveform Value for T1 266 ~ 399 ft SAMP[4:0] WDAT[6:0] 1 1FH 2 34H 3 2FH 4 2CH 5 2BH 6 2AH 7 29H 8 28H 9 25H 10 57H 11 53H 12 50H 13 4BH 14 48H 15 46H 16 44H 17 43H 18 42H 19 41H 20 00H Table-10 Transmit Waveform Value for T1 399 ~ 533 ft SAMP[4:0] WDAT[6:0] 1 20H 2 3BH 3 35H 4 2FH 5 2EH 6 2DH 7 2CH 8 2AH 9 28H 10 58H 11 58H 12 53H 13 4CH 14 48H 15 46H 16 44H 17 43H 18 42H 19 41H 20 00H Table-11 Transmit Waveform Value for T1 533 ~ 655 ft SAMP[4:0] WDAT[6:0] 1 20H 2 3FH 3 38H 4 33H 5 2FH 6 2EH 7 2DH 8 2CH 9 29H 10 5FH 11 5EH 12 57H 13 4FH 14 49H 15 47H 16 44H 17 43H 18 42H 19 41H 20 00H Table-12 Transmit Waveform Value for E1 75 ohm SAMP[4:0] WDAT[6:0] 1 00H 2 00H 3 00H 4 0CH 5 30H 6 30H 7 30H 8 30H 9 30H 10 30H 11 30H 12 30H 13 00H 14 00H 15 00H 16 00H 17 00H 18 00H 19 00H 20 00H Table-13 Transmit Waveform Value for E1 120 ohm SAMP[4:0] WDAT[6:0] 1 00H 2 00H 3 00H 4 0FH 5 3CH 6 3CH 7 3CH 8 3CH 9 3CH 10 3CH 11 3CH 12 3CH 13 00H 14 00H 15 00H 16 00H 17 00H 18 00H 19 00H 20 00H Table-14 Transmit Waveform Value for J1 0 ~ 655 ft SAMP[4:0] WDAT[6:0] 1 17H 2 27H 3 27H 4 26H 5 25H 6 25H 7 25H 8 24H 9 23H 10 4AH 11 4AH 12 49H 13 47H 14 45H 15 44H 16 43H 17 42H 18 41H 19 00H 20 00H Functional Description 38 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.3.5 LINE DRIVER 3.3.6 TX TERMINATION The Line Driver can be set to High-Z for protection or in redundant applications. The following two ways will set the Line Driver to High-Z: * Setting the OE pin to low will globally set all the Line Drivers to High-Z; * Setting the OE bit (b6, TCF0,...) to `0' will set the corresponding Line Driver to High-Z. By these ways, the functionality of the internal circuit is not affected and TTIPn and TRINGn will enter High-Z state immediately. 3.3.5.1 Transmit Over Current Protection The transmit line interface supports Transmit Differential mode and Transmit Single Ended mode, as selected by the T_SING bit (b3, TCF0,...). In Transmit Differential mode, both TTIPn and TRINGn are used to transmit signals to the line side. In Transmit Single Ended mode, only TTIPn is used to transmit signal. The line interface can be connected with T1 100 , J1 110 or E1 120 twisted pair cable or E1 75 coaxial cable. The transmit impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications. 3.3.6.1 Transmit Differential Mode The Line Driver monitors the Transmit Over Current (TOC) on the line interface. When TOC is detected, the driver's output (i.e., output on TTIPn/TRINGn) is determined by the THZ_OC bit (b4, TCF0,...). If the THZ_OC bit (b4, TCF0,...) is `0', the driver's output current (peak to peak) is limited to 100 mA; if the THZ_OC bit (b4, TCF0,...) is `1', the driver's output will enter High-Z. TOC is indicated by the TOC_S bit (b4, STAT0,...). A transition from `0' to `1' on the TOC_S bit (b4, STAT0,...) or any transition (from `0' to `1' or from `1' to `0') on the TOC_S bit (b4, STAT0,...) will set the TOC_IS bit (b4, INTS0,...) to `1', as selected by the TOC_IES bit (b4, INTES,...). When the TOC_IS bit (b4, INTS0,...) is `1', an interrupt will be reported by INT if not masked by the TOC_IM bit (b4, INTM0,...). TOC may be indicated by the TMFn pin. Refer to Section 3.5.7.2 TMFn Indication for details. In Transmit Differential mode, different applications have different impedance matching. For T1/J1 applications, only Internal Impedance Matching is supported. For E1 applications, both Internal and External Impedance Matching are supported. Internal Impedance Matching circuit uses an internal programmable resistor (IM) only. External Impedance Matching circuit uses an external resistor (Rt) only. A twisted pair cable can be connected with a 1:2 (step up) transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:2 transformer. The T_TERM[2:0] bits (b2~0, TCF0,...) should be set according to different cable conditions, whether a transformer is used, and what kind of Impedance Matching is selected. Table-15 lists the recommended impedance matching value in different applications. Figure-19 to Figure-21 show the connection for one channel in different applications. The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment.. Table-15 Impedance Matching Value in Transmit Differential Mode Internal Impedance Matching Cable Condition T_TERM[2:0] Rt T_TERM[2:0] Rt External Impedance Matching T1 100 twisted pair (with transformer) J1 110 twisted pair (with transformer) E1 120 twisted pair (with transformer), PULS[3:0]=0001 E1 75 coaxial (with transformer), PULS[3:0]=0000 T1 100 twisted pair (transformer-less) J1 110 twisted pair (transformer-less) E1 120 twisted pair (transformer-less), PULS[3:0]=0001 000 001 010 011 100 101 110 0 111 (not supported) 10 (not supported) Functional Description 39 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.3.6.2 Transmit Single Ended Mode TTIPn IM TRINGn Rt Rt 1:2 6.0 Vpp Transmit Single Ended mode can only be used in 75 coaxial cable applications. In Transmit Single Ended mode, only Internal Impedance Matching is supported. Internal Impedance Matching circuit uses an internal programmable resistor (IM) only. The T_TERM[2:0] bits (b2~0, TCF0,...) should be set to `011'. The output amplitude is 4.74 Vpp when PULS[3:0] is `0001' and the SCAL[5:0] bits (b5~0, SCAL,...) is `100001'.1 In Single Ended mode, special care has to be taken for termination and overall setup. Refer to separate application note for details. A 1:2 (step up) transformer should be used in application. Figure-19 Transmit Differential Line Interface with Twisted Pair Cable (with Transformer) 1:2 Rt Rt TRINGn 4.74 Vpp TTIPn IM Figure-22 shows the connection for one channel. TTIPn IM 4.7 F TRINGn 1:2 4.74 Vpp Figure-20 Transmit Differential Line Interface with Coaxial Cable (with transformer) TTIPn IM 3.0Vpp TRINGn Note: In this mode, port protection should be enhanced. Figure-22 Transmit Single Ended Line Interface with Coaxial Cable (with transformer) Figure-21 Transmit Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant) 1. The waveform in this mode is not standard. However, if the arbitrary waveform generator is used, the waveform could pass the template marginally. Functional Description 40 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.3.7 TRANSMITTER POWER DOWN 3.3.8 OUTPUT HIGH-Z ON TTIP AND TRING Set the T_OFF bit (b5, TCF0,...) to `1' will power down the corresponding transmitter. In this way, the corresponding transmit circuit is turned off. The pins on the transmit line interface (including TTIPn and TRINGn) will be in High-Z state. The input on the transmit system interface (including TDn, TDPn, TDNn and TCLK) is ignored. The output on the transmit system interface (i.e. TMFn) will be in High-Z state. After clearing the T_OFF bit (b5, TCF0,...), it will take 1 ms for the transmitter to achieve steady state, i.e., return to the previous configuration and performance. TTIPn and TRINGn can be set to High-Z state globally or on a perchannel basis. The following three conditions will set TTIPn and TRINGn to High-Z state globally: * Connecting the OE pin to low; * Loss of MCLK (i.e., no transition on MCLK for more than 1 ms); * Power on reset, hardware reset by pulling RST to low for more than 2 s or global software reset by writing the RST register. The following six conditions will set TTIPn and TRINGn to High-Z state on a per-channel basis: * Writing `0' to the OE bit (b6, TCF0,...); * Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode (i.e., no transition on TCLKn for more than 64 XCLK1 cycles) except that the channel is in Remote Loopback or transmit internal pattern with XCLK; * Transmitter power down; * Per-channel software reset by writing `1' to the CHRST bit (b1, CHCF,...); * Setting the THZ_OC bit (b4, TCF0,...) to `1' when transmit driver over-current is detected. 1. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode. Functional Description 41 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.4 JITTER ATTENUATOR (RJA & TJA) Two Jitter Attenuators are provided for each channel of receiver and transmitter. Each Jitter Attenuator can be enabled or disabled, as determined by the RJA_EN/TJA_EN bit (b3, RJA/TJA,...) respectively. Each Jitter Attenuator consists of a FIFO and a DPLL, as shown in Figure-23. The DPLL is used to generate a de-jittered clock to clock out the data stored in the FIFO. The DPLL can only attenuate the incoming jitter whose frequency is above Corner Frequency (CF) by 20 dB per decade falling off. The jitter whose frequency is lower than the CF passes through the DPLL without any attenuation. In T1/J1 applications, the CF of the DPLL is 5 Hz or 1.26 Hz. In E1 applications, the CF of the DPLL is 6.77 Hz or 0.87 Hz. The CF is selected by the RJA_BW/TJA_BW bit (b0, RJA/TJA,...). The lower the CF is, the longer time is needed to achieve synchronization. If the incoming data moves faster than the outgoing data, the FIFO will overflow. If the incoming data moves slower than the outgoing data, the FIFO will underflow. The overflow and underflow are both captured by the RJA_IS/TJA_IS bit (b5/6, INTS0,...). The occurrence of overflow or underflow will be reported by the INT pin if enabled by the RJA_IM/ TJA_IM bit (b5/6, INTM0,...). To avoid overflow or underflow, the JA-Limit function can be enabled by setting the RJA_LIMT/TJA_LIMT bit (b4, RJA/TJA,...). When the JALimit function is enabled, the speed of the outgoing data will be adjusted automatically if the FIFO is 2-bit close to its full or emptiness. Though the JA-Limit function can reduce the possibility of FIFO overflow and underflow, the quality of jitter attenuation is deteriorated. The performance of the Jitter Attenuator meets ITUT I.431, G.703, G.736-739, G.823, G.824, ETSI 300011, ETSI TBR12/13, AT&T TR62411, TR43802, TR-TSY 009, TR-TSY 253 and TR-TRY 499. Refer to Section 8.12 Jitter Attenuation Characteristics for the jitter performance. Jittered Data FIFO 32/64/128 write clock De-jittered Data Jittered Clock DPLL read clock De-jittered Clock Figure-23 Jitter Attenuator The FIFO is used as a pool to buffer the jittered input data, then the data is clocked out of the FIFO by a de-jittered clock. The depth of the FIFO can be 32 bits, 64 bits or 128 bits, as selected by the RJA_DP[1:0]/ TJA_DP[1:0] bits (b2~1, RJA/TJA,...). Accordingly, the typical delay produced by the Jitter Attenuator is 16 bits, 32 bits or 64 bits. The 128bit FIFO is used when large jitter tolerance is expected, while the 32-bit FIFO is used in delay sensitive applications. Functional Description 42 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5 DIAGNOSTIC FACILITIES 3.5.1.2 Bipolar Violation (BPV) Insertion The diagnostic facilities include: * BPV (Bipolar Violation) / CV (Code Violation) detection and BPV insertion; * EXZ (Excessive Zero) detection; * LOS (Loss Of Signal) detection; * AIS (Alarm Indication Signal) detection and generation; * Pattern generation and detection, including PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback). The above defects, alarms or patterns can be counted by an internal Error Counter, indicated by the respective interrupt bit and indicated by RMFn or TMFn. For diagnostic purposes, loopbacks and channel 0 monitoring can also be implemented. 3.5.1 BIPOLAR VIOLATION (BPV) / CODE VIOLATION (CV) DETECTION AND BPV INSERTION 3.5.1.1 Bipolar Violation (BPV) / Code Violation (CV) Detection The BPV can only be inserted in the transmit path. A BPV will be inserted on the next available mark in the data stream to be transmitted by writing a `1' to the BPV_INS bit (b6, ERR,...). This bit will be reset once BPV insertion is done. 3.5.2 EXCESSIVE ZEROES (EXZ) DETECTION EXZ is monitored in both the receive path and the transmit path. Different line code has different definition of the EXZ. The IDT82P2828 provides two standards of EXZ definition for each kind of line code rule. The standards are ANSI and FCC, as selected by the EXZ_DEF bit (b7, ERR,...). Refer to Table-16 for details. Table-16 EXZ Definition Line Code Rule Definition ANSI (EXZ_DEF = 0) FCC (EXZ_DEF = 1) AMI BPV/CV is monitored in both the receive path and the transmit path. BPV is detected when the data is AMI coded and CV is detected when the data is B8ZS/HDB3 coded. If the transmit system interface is in Transmit Single Rail NRZ Format mode, the BPV/CV detection is disabled in the transmit path automatically. A BPV is detected when two consecutive pulses of the same polarity are received. A CV is detected when two consecutive BPVs of the same polarity that are not a part of the B8ZS/HDB3 zero substitution are received. When BPV/CV is detected in the receive path, the Line Bipolar Violation LBPV_IS bit (b4, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the LBPV_IM bit (b4, INTM2,...). When BPV/CV is detected in the transmit path, the System Bipolar Violation SBPV_IS bit (b5, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the SBPV_IM bit (b5, INTM2,...). BPV/CV may be counted by an internal Error Counter or may be indicated by the RMFn or TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication respectively. HDB3 B8ZS An EXZ is detected when any string of more than 15 consecutive `0's are received. T1/J1 - An EXZ is detected when any string of more than 80 consecutive `0's are received. E1 - An EXZ is detected when any string of more than 15 consecutive `0's are received. An EXZ is detected when any string of more than 7 consecutive `0's are received. An EXZ is detected when any string of more than 3 consecutive `0's are received. An EXZ is detected when any string of more than 7 consecutive `0's are received. An EXZ is detected when any string of more than 3 consecutive `0's are received. Note: If the transmit system interface is in Transmit Single Rail NRZ Format mode, the EXZ is detected according to the standard of AMI. When EXZ is detected in the receive path, the LEXZ_IS bit (b2, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the LEXZ_IM bit (b2, INTM2,...). When EXZ is detected in the transmit path, the SEXZ_IS bit (b3, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the SEXZ_IM bit (b3, INTM2,...). Functional Description 43 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.3 LOSS OF SIGNAL (LOS) DETECTION The IDT82P2828 detects three kinds of LOS: * LLOS: Line LOS, detected in the receive path; * SLOS: System LOS, detected in the transmit system side; * TLOS: Transmit LOS, detected in the transmit line side. 3.5.3.1 Line LOS (LLOS) The amplitude and density of the data received from the line side are monitored. When the amplitude of the data is less than Q Vpp for N consecutive pulse intervals, LLOS is declared. When the amplitude of the data is more than P Vpp and the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, LLOS is cleared. Here Q is defined by the ALOS[2:0] bits (b6~4, LOS,...). P is the sum of Q and 250 mVpp. N and M are defined by the LAC bit (b7, LOS,...). Refer to Table-17 for details. In T1/J1 mode, LLOS detection supports ANSI T1.231 and I.431. In E1 mode, LLOS detection supports G.775 and ETSI 300233/I.431. The criteria are selected by the LAC bit (b7, LOS,...). When LLOS is detected, the LLOS_S bit (b0, STAT0,...) will be set. A transition from `0' to `1' on the LLOS_S bit (b0, STAT0,...) or any transition (from `0' to `1' or from `1' to `0') on the LLOS_S bit (b0, STAT0,...) will set the LLOS_IS bit (b0, INTS0,...) to `1', as selected by the LOS_IES bit (b1, INTES,...). When the LLOS_IS bit (b0, INTS0,...) is `1', an interrupt will be reported by INT if not masked by the LLOS_IM bit (b0, INTM0,...). Table-17 LLOS Criteria Operation Mode LAC Criteria LLOS Declaring Two pins (LLOS0 and LLOS) are dedicated to LLOS indication. Whether LLOS is detected in channel 0 or not, LLOS0 is high for a CLKE1 clock cycle to indicate the channel 0 position on LLOS. LLOS indicates LLOS status of all 29 channels in a serial format and repeats every 29 cycles. Refer to Figure-24. LLOS0 and LLOS are updated on the rising edge of CLKE1. When the clock output on CLKE1 is disabled, LLOS0 and LLOS will be held in High-Z state. The output on CLKE1 is controlled by the CLKE1_EN bit (b3, CLKG) and the CLKE1 bit (b2, CLKG). Refer to section 8.11 on page 135 for CLKE1 timing characteristics. LLOS may be counted by an internal Error Counter or may be indicated by the RMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7.1 RMFn Indication respectively. During LLOS, in Receive Single Rail NRZ Format mode, Receive Dual Rail NRZ Format mode and Receive Dual Rail RZ Format mode, RDn and RDPn/RDNn output low level. In Receive Dual Rail Sliced mode RDPn/RDNn still output sliced data. RCLKn (if available) outputs high level or XCLK1, as selected by the RCKH bit (b7, RCF0,...). During LLOS, if any of AIS, pattern generation in the receive path or Digital Loopback is enabled, RDn, RDPn/RDNn and RCLKn output corresponding data and clock, and the setting of the RCKH bit (b7, RCF0,...) is ignored. Refer to the corresponding chapters for details. 1. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode. LLOS Clearing T1/J1 0 1 0 ANSI T1.231 ANSI I.431 G.775 ETSI 300233/ I.431 below Q Vpp, N = 175 bits above P Vpp, 12.5% mark density with less than 100 consecutive zeros, M = 175 bits below Q Vpp, N = 1544 bits above P Vpp, 12.5% mark density with less than 100 consecutive zeros, M = 175 bits below Q Vpp, N = 32 bits below Q Vpp, N = 2048 bits above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits E1 1 One LLOS Indication Cycle 0 CLKE1 LLOS0 LLOS CH0 CH1 CH2 CH27 CH28 CH0 1 2 3 27 28 0 Figure-24 LLOS Indication on Pins Functional Description 44 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.3.2 System LOS (SLOS) SLOS can only be detected when the transmit system interface is in Dual Rail NRZ Format mode or in Dual Rail RZ Format mode. The amplitude and density of the data input from the transmit system side are monitored. When the input `0's are equal to or more than N consecutive pulse intervals, SLOS is declared. When the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, SLOS is cleared. Here N and M are defined by the LAC bit (b7, LOS,...). Refer to Table-18 for details. In T1/J1 mode, SLOS detection supports ANSI T1.231 and I.431. In E1 mode, SLOS detection supports G.775 and ETSI 300233/I.431. The criteria are selected by the LAC bit (b7, LOS,...). When SLOS is detected, the SLOS_S bit (b1, STAT0,...) will be set. A transition from `0' to `1' on the SLOS_S bit (b1, STAT0,...) or any transition (from `0' to `1' or from `1' to `0') on the SLOS_S bit (b1, STAT0,...) will set the SLOS_IS bit (b1, INTS0,...) to `1', as selected by the LOS_IES bit (b1, INTES,...). When the SLOS_IS bit (b1, INTS0,...) is `1', an interrupt will be reported by INT if not masked by the SLOS_IM bit (b1, INTM0,...). SLOS may be counted by an internal Error Counter or may be indicated by the TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7.2 TMFn Indication respectively. Table-18 SLOS Criteria Operation Mode LAC Criteria SLOS Declaring 1 SLOS Clearing 1 0 T1/J1 ANSI T1.231 no pulse detected for N consecutive pulse intervals, N = 175 bits no pulse detected for N consecutive pulse intervals, N = 1544 bits no pulse detected for N consecutive pulse intervals, N = 32 bits no pulse detected for N consecutive pulse intervals, N = 2048 bits 12.5% mark density with less than 100 consecutive zeros for M consecutive pulse intervals, M = 175 bits 12.5% mark density with less than 100 consecutive zeros for M consecutive pulse intervals, M = 175 bits 12.5% mark density with less than 16 consecutive zeros for M consecutive pulse intervals, M = 32 bits 12.5% mark density with less than 16 consecutive zeros for M consecutive pulse intervals, M = 32 bits 1 ANSI I.431 0 E1 G.775 1 ETSI 300233/ I.431 Note: 1. System input ports are schmitt-trigger inputs) Functional Description 45 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.3.3 Transmit LOS (TLOS) The amplitude and density of the data output on the transmit line side are monitored. When the amplitude of the data is less than a certain voltage for a certain period, TLOS is declared. The voltage is defined by the TALOS[1:0] bits (b3~2, LOS,...). The period is defined by the TDLOS[1:0] bits (b1~0, LOS,...). When a valid pulse is detected, i.e., the amplitude is above the setting in the TALOS[1:0] bits (b3~2, LOS,...), TLOS is cleared. When TLOS is detected, the TLOS_S bit (b2, STAT0,...) will be set. A transition from `0' to `1' on the TLOS_S bit (b2, STAT0,...) or any transition (from `0' to `1' or from `1' to `0') on the TLOS_S bit (b2, STAT0,...) will set the TLOS_IS bit (b2, INTS0,...) to `1', as selected by the TLOS_IES bit (b2, INTES,...). When the TLOS_IS bit (b2, INTS0,...) is `1', an interrupt will be reported by INT if not masked by the TLOS_IM bit (b2, INTM0,...). TLOS may be counted by an internal Error Counter or may be indicated by the TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7.2 TMFn Indication respectively. TLOS can be used to monitor the LOS in the transmit line side between two channels. The connection between the two channels is shown in Figure-25. The two channels can be of the same device or different devices on the premises that the transmit line interfaces are in the same mode and at least the output of one channel is in High-Z state. Table-19 lists each results in this case. In the left two columns, the OE bit (b6, TCF0,...) of the two channels controls the output status in the Table-19 TLOS Detection Between Two Channels Output Status ~ Controlled By the OE Bit Channel #1 Channel #2 transmit line side to ensure that at least one channel is in High-Z state. The middle two columns list the internal operation status. In the right two columns, the TLOS_S bit (b2, STAT0,...) of the two channels indicates the TLOS status in the transmit line side. Channel #1 TTIPn TRINGn Line Driver TLOS Detector TLOS Channel #2 TTIPn TRINGn Line Driver TLOS Detector TLOS Figure-25 TLOS Detection Between Two Channels Internal Operation Status Channel #1 Channel #2 TLOS Status ~ Indicated By the TLOS_S Bit Channel #1 Channel #2 Normal ~ 1 Normal ~ 1 High-Z ~ 0 High-Z ~ 0 High-Z ~ 0 High-Z ~ 0 High-Z ~ 0 Normal ~ 1 Normal ~ 1 High-Z ~ 0 Normal Failure (don't-care) Normal (don't-care) (don't-care) Normal Normal Failure (don't-care) No TLOS ~ 0 TLOS Detected ~ 1 * No TLOS ~ 0 TLOS Detected ~ 1 TLOS Detected ~ 1 No TLOS ~ 0 TLOS Detected ~ 1 No TLOS ~ 0 TLOS Detected ~ 1 * TLOS Detected ~ 1 Note: * The TLOS_S bit (b2, STAT0,...) may not be set if there is any catastrophic failure in the channel. Functional Description 46 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.4 ALARM INDICATION SIGNAL (AIS) DETECTION AND GENERATION 3.5.4.1 Alarm Indication Signal (AIS) Detection AIS is monitored in both the receive path and the transmit path. When the mark density in the received data or in the data input from the transmit system side meets certain criteria, AIS is declared or cleared. In T1/J1 mode, the criteria are in compliance with ANSI T1.231. In E1 mode, the criteria are in compliance with ITU G.775 or ETSI 300233, as selected by the LAC bit (b7, LOS,...). Refer to Table-20 for details. Table-20 AIS Criteria ITU G.775 for E1 (LAC = 0) AIS Declaring AIS Clearing ETSI 300233 for E1 (LAC = 1) ANSI T1.231 for T1 (LAC = 0 or 1) Less than 3 zeros are received in each of two Less than 3 zeros are received Less than 9 zeros are received in a 8192-bit stream, i.e., less consecutive 512-bit data streams. in a 512-bit data stream. than 99.9% of marks in a period of 5.3 ms are received. 3 or more zeros are received in each of two 3 or more zeros are received in 9 or more zeros are received in a 8192-bit data stream. consecutive 512-bit data streams. a 512-bit data stream. When AIS is detected in the receive path, the LAIS_S bit (b6, STAT1,...) will be set. A transition from `0' to `1' on the LAIS_S bit (b6, STAT1,...) or any transition (from `0' to `1' or from `1' to `0') on the LAIS_S bit (b6, STAT1,...) will set the LAIS_IS bit (b6, INTS1,...) to `1', as selected by the AIS_IES bit (b6, INTES,...). When the LAIS_IS bit (b6, INTS1,...) is `1', an interrupt will be reported by INT if not masked by the LAIS_IM bit (b6, INTM1,...). When AIS is detected in the transmit path, the SAIS_S bit (b7, STAT1,...) will be set. A transition from `0' to `1' on the SAIS_S bit (b7, STAT1,...) or any transition (from `0' to `1' or from `1' to `0') on the SAIS_S bit (b7, STAT1,...) will set the SAIS_IS bit (b7, INTS1,...) to `1', as selected by the AIS_IES bit (b6, INTES,...). When the SAIS_IS bit (b7, INTS1,...) is `1', an interrupt will be reported by INT if not masked by the SAIS_IM bit (b7, INTM1,...). AIS may be counted by an internal Error Counter or may be indicated by the RMFn or TMFn pin. Refer to Section 3.5.6 Error Counter and Section 3.5.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication respectively. 3.5.4.2 (Alarm Indication Signal) AIS Generation AIS can be generated automatically in the receive path and the transmit path. In the receive path, when the ASAIS_LLOS bit (b2, AISG,...) is set, AIS will be generated automatically once LLOS is detected. When the ASAIS_SLOS bit (b3, AISG,...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, RDn or RDPn/ RDNn output all `1's. RCLKn (if available) outputs XCLK. In the transmit path, when the ALAIS_LLOS bit (b0, AISG,...) is set, AIS will be generated automatically once LLOS is detected. When the ALAIS_SLOS bit (b1, AISG,...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, TTIPn/TRINGn output all `1's. AIS generation uses XCLK1 as reference clock. If pattern (including PRBS, ARB and IB) is generated in the same direction, the priority of pattern generation is higher. The generated pattern will overwrite automatic AIS. Refer to Section 3.5.5.1 Pattern Generation for the output data and clock. 1. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode. Functional Description 47 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.5 PRBS, QRSS, ARB AND IB PATTERN GENERATION AND DETECTION * Set the PG_EN[1:0] bits (b5~4, PG,...) to generate the pattern. If PRBS or ARB is selected to be generated, the following two steps can be optionally implemented after the pattern is generated: * Insert a single bit error by writing `1' to the ERR_INS bit (b5, ERR,...); The pattern includes: Pseudo Random Bit Sequence (PRBS), QuasiRandom Signal Source (QRSS), Arbitrary Pattern (ARB) and Inband Loopback (IB). 3.5.5.1 Pattern Generation * Invert the generated pattern by setting the PAG_INV bit (b2, PG,...). The pattern can be generated in the receive path or the transmit path, as selected by the PG_POS bit (b3, PG,...). The pattern to be generated is selected by the PG_EN[1:0] bits (b5~4, PG,...). If PRBS is selected, three kinds of PRBS patterns with maximum zero restriction according to ITU-T O.151 and AT&T TR62411 are provided. They are: (2^20 - 1) QRSS per O.150-4.5, (2^15 - 1) PRBS per O.152 and (2^11 - 1) PRBS per O.150, as selected by the PRBG_SEL[1:0] bits (b1~0, PG,...). If ARB is selected, the content is programmed in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...). If IB is selected, the IB generation is in compliance with ANSI T1.403. The length of the IB code can be 3 to 8 bits, as determined by the IBGL[1:0] bits (b5~4, IBL,...). The content is programmed in the IBG[7:0] bits (b7~0, IBG,...). The selected pattern is transmitted repeatedly until the PG_EN[1:0] bits (b5~4, PG,...) is set to `00'. When pattern is generated in the receive path, the reference clock is XCLK or the recovered clock from the received signal, as selected by the PG_CK bit (b6, PG,...). The selected reference clock is also output on RCLKn (if available). When pattern is generated in the transmit path, the reference clock is XCLK1 or the transmit clock, as selected by the PG_CK bit (b6, PG,...). The transmit clock refers to the clock input on TCLKn (in Transmit Single Rail NRZ Format mode and in Transmit Dual Rail NRZ Format mode) or the clock recovered from the data input on TDPn and TDNn (in Transmit Dual Rail RZ Format mode). In summary, do the followings step by step to generate pattern: * Select the generation direction by the PG_POS bit (b3, PG,...); * Select the reference clock by the PG_CK bit (b6, PG,...); * Select the PRBS pattern by the PRBG_SEL[1:0] bits (b1~0, PG,...) when PRBS is to be generated; program the ARB pattern in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) when ARB is to be generated; or set the length and the content of the IB code in the IBGL[1:0] bits (b5~4, IBL,...) and in the IBG[7:0] bits (b7~0, IBG,...) respectively when IB is to be generated; 1. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode. If pattern is generated in the receive path, the generated pattern should be encoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1) in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced mode. The encoding rule is selected by the R_CODE bit (b2, RCF1,...). If pattern is generated in the transmit path, the generated pattern should be encoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1). The encoding rule is selected by the T_CODE bit (b2, TCF1,...). The pattern generation is shown in Figure-26 and Figure-27. PG_EN[1:0] PRBS/ARB/IB pattern generator PG_CK XCLK TCLK/RCLK PG_POS TTIPn/TRINGn CHn RTIPn/RRINGn TDPn/TDNn/TCLKn RDPn/RDNn/RCLKn Figure-26 Pattern Generation (1) PRBG_SEL[1:0] PG_EN[1:0] ERR_INS PRBS generation 2^11-1 2^15-1 2^20-1 24 bits ARB ARB[23:0] PAG_INV Single bit error insert invert Figure-27 Pattern Generation (2) The priority of pattern generation is higher than that of AIS generation. If they are generated in the same direction, the generated pattern will overwrite the generated AIS. Functional Description 48 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.5.2 Pattern Detection Data received from the line side or data input from the transmit system side may be extracted for pattern detection. The direction of data extraction is determined by the PD_POS bit (b3, PD,...). One of PRBS or ARB pattern is selected for detection and IB detection is always active. If data is extracted from the receive path, before pattern detection the data should be decoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1). The decoding rule is selected by the R_CODE bit (b2, RCF1,...). If data is extracted from the transmit path, before pattern detection the data should be decoded by using AMI or B8ZS (for T1/J1) / HDB3 (for E1) in Transmit Dual Rail NRZ Format mode and Transmit Dual Rail RZ Format mode. The decoding rule is selected by the T_CODE bit (b2, TCF1,...). Pseudo Random Bit Sequence (PRBS) /Arbitrary Pattern (ARB) Detection from Rx path Decoding or Tx path Data Inversion PRBS ReGeneration ARB[23:0] Programming Comparison Figure-28 PRBS / ARB Detection During comparison, if the extracted data coincides with the re-generated PRBS pattern or the programmed ARB pattern for more than 64-bit hopping window, the pattern is synchronized and the PA_S bit (b5, STAT1,...) will be set. In synchronization state, if more than 6 PRBS/ARB errors are detected in a 64-bit hopping window, the pattern is out of synchronization and the PA_S bit (b5, STAT1,...) will be cleared. In synchronization state, each mismatched bit will generate a PRBS/ ARB error. When a PRBS/ARB error is detected during the synchronization, the ERR_IS bit (b1, INTS2,...) will be set and an interrupt will be reported by INT if not masked by the ERR_IM bit (b1, INTM2,...). The PRBS/ARB error may be counted by an internal Error Counter. Refer to Section 3.5.6 Error Counter. A transition from `0' to `1' on the PA_S bit (b5, STAT1,...) or any transition (from `0' to `1' or from `1' to `0') on the PA_S bit (b5, STAT1,...) will set the PA_IS bit (b5, INTS1,...) to `1', as selected by the PA_IES bit (b5, INTES,...). When the PA_IS bit (b5, INTS1,...) is `1', an interrupt will be reported by INT if not masked by the PA_IM bit (b5, INTM1,...). The PRBS/ARB synchronization status may be indicated by the RMFn or TMFn pin. Refer to Section 3.5.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication. The extracted data can be optionally inverted by the PAD_INV bit (b2, PD,...) before PRBS/ARB detection. The extracted data is used to compare with the desired pattern. The desired pattern is re-generated from the extracted data if the desired pattern is (2^20 - 1) QRSS per O.150-4.5, (2^15 - 1) PRBS per O.152 or (2^11 - 1) PRBS per O.150; or the desired pattern is programmed in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) if the desired pattern is ARB. The desired pattern is selected by the PAD_SEL[1:0] bits (b1~0, PD,...). In summary, do the followings step by step to detect PRBS/ARB: * Select the detection direction by the PD_POS bit (b3, PD,...); * Set the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) if the ARB pattern is desired - this step is omitted if the PRBS pattern is desired; * Select the desired PRBS/ARB pattern by the PAD_SEL[1:0] bits (b1~0, PD,...). The priority of decoding, data inversion, pattern re-generation, bit programming and pattern comparison is shown in Figure-28. Functional Description 49 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Inband Loopback (IB) Detection The IB detection is in compliance with ANSI T1.403. The extracted data is used to compare with the target IB code. The length of the target activate/deactivate IB code can be 3 to 8 bits, as determined by the IBAL[1:0]/IBDL[1:0] bits (b3~2/b1~0, IBL,...). The content of the target activate/deactivate IB code is programmed in the IBA[7:0]/IBD[7:0] bits (b7~0, IBDA/IBDD,...). Refer to Figure-29. from Rx path Decoding or Tx path Target code length & content programming Comparison respectively, as selected by the IB_IES bit (b0, INTES,...). When the IBA_IS/IBD_IS bit (b1/b0, INTS1,...) is `1', an interrupt will be reported on INT if not masked by the IBA_IM/IBD_IM bit (b1/b0, INTM1,...). 3.5.6 ERROR COUNTER Figure-29 IB Detection An internal 16-bit Error Counter is used to count one of the following errors: * LBPV: BPV/CV detected in the receive path (line side); * LEXZ: EXZ detected in the receive path (line side); * LBPV + LEXZ: BPV/CV and EXZ detected in the receive path (line side); * SBPV: BPV/CV detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode); * SEXZ: EXZ detected in the transmit path (system side); * SBPV + SEXZ: BPV/CV and EXZ detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode); * PRBS/ARB error. The CNT_SEL[2:0] bits (b4~2, ERR,...) select one of the above errors to be counted. The Error Counter is buffered. It is updated automatically or manually, as determined by the CNT_MD bit (b1, ERR,...). The Error Counter is accessed by reading the ERRCH and ERRCL registers. 3.5.6.1 Automatic Error Counter Updating During comparison, if the extracted data coincides with the target activate/deactivate IB code with no more than 10-2 bit error rate for a certain period, the IB code is detected. The period depends on the setting of the AUTOLP bit (b3, LOOP,...). If the AUTOLP bit (b3, LOOP,...) is `0', Automatic Digital/Remote Loopback is disabled. In this case, when the activate IB code is detected for more than 40 ms, the IBA_S bit (b1, STAT1,...) will be set to indicate the activate IB code detection; when the deactivate IB code is detected for more than 40 ms (T1/J1 mode) / 30 ms (E1 mode), the IBD_S bit (b0, STAT1,...) will be set to indicate the deactivate IB code detection. If the AUTOLP bit (b3, LOOP,...) is `1', Automatic Digital/Remote Loopback is enabled. In this case, when the activate IB code is detected for more than 5.1 seconds, the IBA_S bit (b1, STAT1,...) will be set to indicate the activate IB code detection. The detection of the activate IB code in the receive path will activate Remote Loopback or the detection of the activate IB code in the transmit path will activate Digital Loopback (refer to Section 3.5.8.2 Remote Loopback & Section 3.5.8.3 Digital Loopback). When the deactivate IB code is detected for more than 5.1 seconds, the IBD_S bit (b0, STAT1,...) will be set to indicate the deactivate IB code detection. The detection of the deactivate IB code in the receive path will deactivate Remote Loopback or the detection of the deactivate IB code in the transmit path will deactivate Digital Loopback (refer to Section 3.5.8.2 Remote Loopback & Section 3.5.8.3 Digital Loopback). A transition from `0' to `1' on the IBA_S/IBD_S bit (b1/b0, STAT1,...) or any transition (from `0' to `1' or from `1' to `0') on the IBA_S/IBD_S bit (b1/b0, STAT1,...) will set the IBA_IS/IBD_IS bit (b1/b0, INTS1,...) to `1' When the CNT_MD bit (b1, ERR,...) is `1', the Error Counter is updated every one second automatically. The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_IS bit (b0, INTTM) and induce an interrupt reported by INT if not masked by the TMOV_IM bit (b0, GCF). When each one second expires, the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next second, otherwise they will be overwritten. When the ERRCH and ERRCL registers are all `1's and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_IS bit (b0, INTS2,...) and will induce an interrupt reported by INT if not masked by the CNTOV_IM (b0, INTM2,...). The process of automatic Error Counter updating is illustrated in Figure-30. Functional Description 50 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Automatic Error Counter Updating (CNT_MD = 1) 3.5.6.2 Manual Error Counter Updating When the CNT_MD bit (b1, ERR,...) is `0', the Error Counter is updated manually. When there is a transition from `0' to `1' on the CNT_STOP bit (b0, ERR,...), the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next round of error counting, otherwise they will be overwritten. repeat the same process in the next second Counting No One second expired? (TMOV_IS = 1 ?) Yes Data in the Error Counter transfers to the ERRCH & ERRCL registers The Error Counter is cleared TMOV_IS is cleared after a '1' is written to it When the ERRCH and ERRCL registers are all `1's and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_IS bit (b0, INTS2,...) and will induce an interrupt reported by INT if not masked by the CNTOV_IM (b0, INTM2,...). The process of manual Error Counter updating is illustrated in Figure-31. Manual Error Counter Updating (CNT_MD = 0) Read the ERRCH & ERRCL registers in the next second Figure-30 Automatic Error Counter Updating Counting No A transition from '0' to '1' on CNT_STOP ? Yes Data in the Error Counter transfers to the ERRCH & ERRCL registers The Error Counter is cleared repeat the same process in the next round (CNT_STOP must be cleared before the next round) Read the ERRCH & ERRCL registers in the next round Figure-31 Manual Error Counter Updating Functional Description 51 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.7 RECEIVE /TRANSMIT MULTIPLEX FUNCTION (RMF / TMF) INDICATION 3.5.7.1 RMFn Indication In Receive Single Rail NRZ Format mode, the RDNn/RMFn pin is used as RMFn. In Receive Dual Rail Sliced mode, the RCLKn/RMFn pin is used as RMFn. Refer to Table-3 Multiplex Pin Used in Receive System Interface for details. Table-21 RMFn Indication RMF_DEF[2:0] Indication On RMF RMFn can indicate the status of PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data, as selected by the RMF_DEF[2:0] bits (b7~5, RCF1,...). Refer to Table-21 for details. Details 000 PRBS/ARB RMFn is high if PRBS/ARB is detected in synchronization in the receive path. During the synchronization, RMFn goes low for a T1/E1 clock cycle if a PRBS/ARB error is detected. RMFn is low if PRBS/ARB is out of synchronization. Refer to Section 3.5.5 PRBS, QRSS, ARB and IB Pattern Generation and Detection. RMFn is high if AIS is detected in the receive path and low if it is cleared. This indication corresponds to the LAIS_S bit (b6, STAT1,...). Refer to Section 3.5.4 Alarm Indication Signal (AIS) Detection and Generation. 001 010 011 100 101 110 111 Line Alarm Indication Signal (LAIS) XOR result of positive RMFn outputs XOR data of positive and negative sliced data. and negative sliced data recovered clock (RCLK) RMFn outputs the recovered clock as RCLKn. All the description about RCLKn is applicable for RMFn. Line Excessive Zeroes (LEXZ) Line Bipolar Violation (LBPV) LEXZ + LBPV Line Loss of Signal (LLOS) RMFn goes high for a T1/E1 clock cycle if an EXZ is detected in the receive path, otherwise it is low. Refer to Section 3.5.2 Excessive Zeroes (EXZ) Detection. RMFn goes high for a T1/E1 clock cycle if a BPV/CV is detected in the receive path, otherwise it is low. Refer to Section 3.5.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion. RMFn goes high for a T1/E1 clock cycle if an EXZ or a BPV/CV is detected in the receive path, otherwise it is low. RMFn is high if LOS is detected in the receive path and low if it is cleared. This indication corresponds to the LLOS_S bit (b0, STAT0,...). Refer to Section 3.5.3.1 Line LOS (LLOS). Functional Description 52 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.7.2 TMFn Indication In Transmit Single Rail NRZ Format mode and Transmit Dual Rail RZ Format mode, the TDNn/TMFn pin is used as TMFn. Refer to Table-4 Multiplex Pin Used in Transmit System Interface for details. Table-22 TMFn Indication TMF_DEF[2:0] Indication On TMF TMFn can indicate the status of PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ + SBPV or SLOS, as selected by the TMF_DEF[2:0] bits (b7~5, TCF1,...). However, the indication of SBPV, SEXZ + SBPV and SLOS is disabled automatically in Transmit Single Rail NRZ Format mode. Refer to Table-22 for details. Details 000 001 010 011 100 101 110 PRBS/ARB System Alarm Indication Signal (SAIS) Transmit Over Current (TOC) Transmit Loss of Signal (TLOS) System Excessive Zeroes (SEXZ) System Bipolar Violation (SBPV) * System Excessive Zeroes (SEXZ) + System Bipolar Violation (SBPV) * System Loss of Signal (SLOS) * TMFn is high if PRBS/ARB is detected in synchronization in the transmit path. During the synchronization, TMFn goes low for a T1/E1 clock cycle if a PRBS/ARB error is detected. TMFn is low if PRBS/ARB is out of synchronization. TMFn is high if AIS is detected in the transmit path and low if it is cleared. This indication corresponds to the SAIS_S bit (b7, STAT1,...). Refer to Section 3.5.4 Alarm Indication Signal (AIS) Detection and Generation. TMFn is high if transmit over current is detected and low if it is cleared. This indication corresponds to the TOC_S bit (b4, STAT0,...). Refer to Section 3.3.5.1 Transmit Over Current Protection. TMFn is high if LOS is detected in the transmit line side and low if it is cleared. This indication corresponds to the TLOS_S bit (b2, STAT0,...). Refer to Section 3.5.3.3 Transmit LOS (TLOS). TMFn goes high for a T1/E1 clock cycle if an EXZ is detected in the transmit path, otherwise it is low. Refer to Section 3.5.2 Excessive Zeroes (EXZ) Detection TMFn goes high for a T1/E1 clock cycle if a BPV/CV is detected in the transmit path, otherwise it is low. Refer to Section 3.5.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion. TMFn goes high for a T1/E1 clock cycle if an EXZ or a BPV/CV is detected in the transmit path, otherwise it is low. 111 TMFn is high if LOS is detected in the transmit system side and low if it is cleared. This indication corresponds to the SLOS_S bit (b1, STAT0,...). Refer to Section 3.5.3.2 System LOS (SLOS). Note: * In Transmit Single Rail NRZ Format mode, the corresponding indication is disabled and the corresponding setting is reserved. Functional Description 53 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.8 LOOPBACK There are four kinds of loopback: * Analog Loopback * Remote Loopback * Digital Loopback * Dual Loopback Refer to Figure-1 for loopback location. 3.5.8.1 Analog Loopback In Analog Loopback mode, the data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Analog Loopback data. Anytime when Analog Loopback is set, the other loopbacks (i.e., Digital Loopback and Remote Loopback) are disabled. In Analog Loopback, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data. AIS generation is disabled in both the receive path and the transmit path. Refer to Figure32. Analog Loopback is enabled by the ALP bit (b0, LOOP,...). The data stream to be transmitted on the TTIPn/TRINGn pins is internally looped to the RTIPn/RRINGn pins. LLOS detection AIS generation X BPV/CV, EXZ, AIS, pattern detection Pattern generation Analog Loopback X AIS generation Pattern generation BPV/CV, EXZ, SLOS, AIS, pattern detection Rx path Tx path Figure-32 Priority Of Diagnostic Facilities During Analog Loopback Functional Description 54 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.8.2 Remote Loopback Remote Loopback can be configured manually or automatically. Either manual Remote Loopback configuration or automatic Remote Loopback configuration will enable Remote Loopback. Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Automatic Remote Loopback is enabled when the pattern detection is assigned in the receive path (i.e., the PD_POS bit (b3, PD,...) is `0') and the AUTOLP bit (b3, LOOP,...) is `1'. The corresponding channel will enter Remote Loopback when the activate IB code is detected in the receive path for more than 5.1 sec.; and will return from Remote Loopback when the deactivate IB code is detected in the receive path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 50 for details. When automatic Remote Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to `0' will also stop automatic Remote Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Remote Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Remote Loopback status. In Remote Loopback mode, the data stream output from the RJA (if enabled) is internally looped to the Waveform Shaper. The data stream received from the line side is still output to the system side, while the data stream input from the system side is covered by the Remote Loopback data and the status on TCLKn does not affect the Remote Loopback. However, the BPV/CV, EXZ, SLOS, AIS and pattern detection in the transmit path still monitors the data stream input from the system side. In Remote Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > AIS generation; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data. AIS generation is disabled in the transmit path. Refer to Figure-33. BPV/CV, EXZ, pattern detection Pattern generation Rx path Tx path BPV/CV, EXZ, SLOS, AIS, pattern detection LLOS, AIS detection Remote Loopback X AIS generation AIS generation Pattern generation Figure-33 Priority Of Diagnostic Facilities During Manual Remote Loopback Functional Description 55 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.8.3 Digital Loopback The Digital Loopback can be configured manually or automatically. Either manual Digital Loopback configuration or automatic Digital Loopback configuration will enable Digital Loopback. Manual Digital Loopback is enabled by the DLP bit (b2, LOOP,...). Automatic Digital Loopback is enabled when the pattern detection is assigned in the transmit path (i.e., the PD_POS bit (b3, PD,...) is `1') and the AUTOLP bit (b3, LOOP,...) is `1'. The corresponding channel will enter Digital Loopback when the activate IB code is detected in the transmit path for more than 5.1 sec.; and will return from Digital Loopback when the deactivate IB code is detected in the transmit path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 50 for details. When automatic Digital Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to `0' will also stop automatic Digital LLOS, AIS detection Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Digital Loopback status. In Digital Loopback mode, the data stream output from the TJA (if enabled) is internally looped to the Decoder (if enabled). The data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Digital Loopback data. However, LLOS and AIS detection in the receive path still monitors the data stream received from the line side. In Digital Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data > AIS generation. AIS generation is disabled in the receive path. AIS generation X Digital Loopback BPV/CV, EXZ, AIS, pattern detection Pattern generation Rx path Tx path BPV/CV, EXZ, SLOS, AIS, pattern detection AIS generation Pattern generation Figure-34 Priority Of Diagnostic Facilities During Digital Loopback Functional Description 56 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.8.4 Dual Loopback Manual Remote Loopback + Automatic Digital Loopback Dual Loopback refers to the simultaneous implementation of Remote Loopback and Digital Loopback. Two kinds of combinations are supported: * Manual Remote Loopback + Manual Digital Loopback; * Manual Remote Loopback + Automatic Digital Loopback. Note that when Digital Loopback is active, automatic Remote Loopback is unavailable as the pattern detection is within the digital loop. In Dual Loopback mode, the data stream received from the line side outputs from the RJA (if enabled), loops to the Waveform Shaper internally and does not output to the system side. The data stream to be transmitted from the system side outputs from the TJA (if enabled), loops to the Decoder (if enabled) internally and does not output to the line side. LLOS, AIS detection in the receive path monitors the data stream received from the line side. The BPV/CV, EXZ and pattern detection in the receive path monitors the digital looped data. The BPV/CV, EXZ, SLOS, AIS and pattern detection in the transmit path monitors the data stream input from the system side. Manual Remote Loopback + Manual Digital Loopback This combination of Dual Loopback is enabled when both manual Remote Loopback and automatic Digital Loopback are enabled. Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Automatic Digital Loopback is enabled when the pattern detection is assigned in the transmit path (i.e., the PD_POS bit (b3, PD,...) is `1') and the AUTOLP bit (b3, LOOP,...) is `1'. The corresponding channel will enter Digital Loopback when the activate IB code is detected in the transmit path for more than 5.1 sec.; and will return from Digital Loopback when the deactivate IB code is detected in the transmit path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 50 for details. When automatic Digital Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to `0' will also stop automatic Digital Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Digital Loopback status. In this condition, the priority of the diagnostic facilities in the receive path is: pattern generation > digital looped data. AIS generation in both the receive path and the transmit path, the pattern generation in the transmit path are disabled. Refer to Figure-36. This combination of Dual Loopback is enabled when both manual Remote Loopback and manual Digital Loopback are enabled. Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Manual Digital Loopback is enabled by the DLP bit (b2, LOOP,...). In this condition, the priority of the diagnostic facilities in the receive path is: pattern generation > digital looped data; the priority of the diagnostic facilities in the transmit path is: remote looped data > pattern generation. AIS generation is disabled in both the receive path and the transmit path. Refer to Figure-35. Functional Description 57 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT LLOS, AIS detection Remote Loopback X AIS generation AIS generation X Digital Loopback BPV/CV, EXZ, pattern detection Pattern generation Rx path Tx path Pattern generation BPV/CV, EXZ, SLOS, AIS, pattern detection Figure-35 Priority Of Diagnostic Facilities During Manual Remote Loopback + Manual Digital Loopback LLOS, AIS detection Remote Loopback X AIS generation BPV/CV, EXZ, pattern detection AIS generation X Digital Loopback Pattern generation Rx path Tx path X Pattern generation BPV/CV, EXZ, SLOS, AIS, pattern detection Figure-36 Priority Of Diagnostic Facilities During Manual Remote Loopback + Automatic Digital Loopback Functional Description 58 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.9 CHANNEL 0 MONITORING Channel 0 is a special channel. It can be used in normal operation as the other 28 channels, or it can be used as a monitoring channel. Channel 0 supports G.772 Monitoring and Jitter Measurement. 3.5.9.1 G.772 Monitoring Once the G.772 Monitoring is implemented, the receiver of channel 0 switches to External Impedance Matching mode automatically, and the setting in the R_TERM[2:0] bits (b2~0, RCF0,...) of channel 0 is ignored. During the G.772 Monitoring, channel 0 processes as normal after data is received from the selected path and the operation of the monitored path is not effected. The signal which is monitored goes through the Clock & Data Recovery of monitoring channel (channel 0). The monitored clock can output on RCLK0. The monitored data can be observed digitally on the output pin of RCLK0, RD0/RDP0 and RDN0. LOS detector is still in use in channel 0 for the monitored signal. In monitoring mode, channel 0 can be configured to Remote Loopback. The signal which is being monitored will output on TTIP0 and TRING0. The output signal can then be connected to a standard test equipment for non-intrusive monitoring. Selected by the MON[5:0] bits (b5~0, MON), any receiver or transmitter of the other 28 channels can be monitored by channel 0 (as shown in Figure-37). When the G.772 Monitoring is implemented (the MON[5:0] bits (b5~0, MON) is not `0'), the registers of the receiver of channel 0 should be the same as those of the selected receiver /transmitter except the line interface related registers. RTIPn RRINGn Any of the Remaining Channels TTIPn TRINGn G.772 Monitoring RTIP0 RRING0 CH 0 TTIP0 TRING0 RDn/RDPn RDNn/RMFn RCLKn/RMFn TCLKn/TDNn TDNn/TMFn TDn/TDPn RD0/RDP0 RDN0/RMF0 RCLK0/RMF0 TCLK0/TDN0 TDN0/TMF0 TD0/TDP0 Figure-37 G.772 Monitoring Functional Description 59 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.5.9.2 Jitter Measurement (JM) The RJA of channel 0 consists of a Jitter Measurement (JM) module. When the RJA is enabled in channel 0, the JM is used to measure the positive and negative peak value of the demodulated jitter signal of the received data stream. The bandwidth of the measured jitter is selected by the JM_BW bit (b0, JM). The greatest positive peak value monitored in a certain period is indicated by the JIT_PH and JIT_PL registers, while the greatest negative peak value monitored in the same period is indicated by the JIT_NH and JIT_NL registers. The relationship between the greatest positive /negative peak value and the indication in the corresponding registers is: Positive Peak = [JIT_PH, JIT_PL] / 16 (UIpp); Negative Peak = [JIT_NH, JIT_NL] / 16 (UIpp). The period is determined by the JM_MD bit (b1, JM). When the JM_MD bit (b1, JM) is `1', the period is one second automatically. The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_IS bit (b0, INTTM) and induce an interrupt reported by INT if not masked by the TMOV_IM bit (b0, GCF). The TMOV_IS bit (b0, INTTM) is cleared after a `1' is written to this bit. When each one second expires, internal buffers transfer the greatest positive/negative peak value accumulated in this one second to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next second, otherwise they will be overwritten. Refer to Figure-38 for the process. When the JM_MD bit (b1, JM) is `0', the period is controlled by the JM_STOP bit (b2, JM) manually. When there is a transition from `0' to `1' on the JM_STOP bit (b2, JM), the internal buffers transfer the greatest positive/negative peak value accumulated in this period to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next round of jitter measurement, otherwise they will be overwritten. Refer to Figure-39 for the process. Automatic JM Updating (JM_MD = 1) Peak jitter measurement No One second expired? (TMOV_IS = 1 ?) Yes The greatest peak value in the internal buffers transfers to the JIT_PH & JIT_PL / JIT_NH & JIT_NL registers respectively The internal buffers are cleared TMOV_IS is cleared after a '1' is written to it repeat the same process in the next second Read the JIT_PH, JIT_PL & JIT_NH, JIT_NL registers in the next second Figure-38 Automatic JM Updating Manual JM Updating (JM_MD = 0) No Peak jitter measurement A transition from '0' to '1' on JM_STOP ? Yes The greatest peak value in the internal buffers transfers to the JIT_PH & JIT_PL / JIT_NH & JIT_NL registers respectively The internal buffers are cleared repeat the same process in the next round (JM_STOP must be cleared before the next round) Read the JIT_PH, JIT_PL & JIT_NH, JIT_NL registers in the next round Figure-39 Manual JM Updating Functional Description 60 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.6 CLOCK INPUTS AND OUTPUTS The IDT82P2828 provides two kinds of clock outputs: * Free running clock outputs on CLKT1 and CLKE1 * Receiver clock outputs on REFA and REFB - selected from any of the 29 recovered line clocks - driven by MCLK (free running) - driven by external CLKA/CLKB input A Frequency Synthesizer is also available to scale REFA to 8 different frequencies. The following Clock Inputs are provided: * MCLK as programmable reference timing for the IDT82P2828. * CLKA and CLKB as optional input clock source for REFA and REFB respectively 3.6.1 FREE RUNNING CLOCK OUTPUTS ON CLKT1/CLKE1 The outputs on CLKT1 and CLKE1 are free running (locking to MCLK). The output of CLKT1 is determined by the CLKT1_EN bit (b1, CLKG) and the CLKT1 bit (b0, CLKG). Refer to Table-23. The output of CLKE1 is determined by the CLKE1_EN bit (b3, CLKG) and the CLKE1 bit (b2, CLKG). Refer to Table-24. Table-23 Clock Output on CLKT1 Control Bits Clock Output On CLKT1 CLKT1_EN CLKT1 0 1 (don't-care) 0 1 High-Z 8 KHz 1.544 KHz An internal clock generator uses MCLK as reference to generate all the clocks required by internal circuits and CLKT1/CLKE1 outputs. MCLK is a stable jitter-free1 clock input with 32 ppm (in T1/J1 mode) or 50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is 1.544/ 2.048 X N MHz (1 N 8, N is an integer number), as determined by MCKSEL[3:0]. Refer to Chapter 2 Pin Description for details. Table-24 Clock Output on CLKE1 Control Bits Clock Output On CLKE1 CLKE1_EN CLKE1 0 1 (don't-care) 0 1 High-Z 8 KHz 2.048 KHz 1. Jitter is no more than 0.001 UI. Functional Description 61 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.6.2 CLOCK OUTPUTS ON REFA/REFB The outputs on REFA and REFB can be enabled or disabled, as determined by the REFA_EN bit (b6, REFA) and the REFB_EN bit (b6, REFB) respectively. When the output is disabled, REFA/REFB is in High-Z state. When the output is enabled, the output of REFA and REFB varies in different operations. Refer to below for detailed description. Refer to Figure-40 and Figure-41 for an overview of REFA and REFB output options in normal operation. 3.6.2.1 REFA/REFB in Clock Recovery Mode CLKA and CLKB are an external T1/J1 (1.544 MHZ) or E1 (2.048 MHz) Clock Input. The CKA_T1E1 bit (b5, REFA) and CKB_T1E1 bit (b5, REFB) should be set to match the input clock frequency. Determined by the FS_BYPASS bit (b4, REFCF), a Frequency Synthesizer can be enabled for REFA (refer to Section 3.6.2.2 Frequency Synthesizer for REFA Clock Output). If the Frequency Synthesizer is disabled, REFA will output the 1.544 MHz (T1) or 2.048 MHz (E1) clock depending the CLKA input clock. REFB will output 1.544 MHz (T1) or 2.048 MHz (E1) depending on the CLKB input clock. 3.6.2.5 REFA and REFB in Loss of Signal (LOS) or Loss of Clock Condition In this mode (default), the clock of REFA and REFB is derived from the recovered clock of one of the 29 channels as selected by the REFA[4:0] bits (b4~0,REFA) and REFB[4:0] bits (b4~0,REFB). Determined by the FS_BYPAS bit (b4, REFCF) a Frequency Synthesizer can be enabled for REFA (refer to Section 3.6.2.2 Frequency Synthesizer for REFA Clock Output). If the Frequency Synthesizer is disabled, REFA will output the recovered 1.544 MHz (T1) or 2.048 MHz (E1) clock depending on the line mode of the selected channel. REFB output the recovered 1.544 MHz (T1) or 2.048 MHz (E1) clock depending on the line mode of the selected channel. The recovered line clock can be output to REFA and REFB before or after it passed the receive Jitter Attenuator (RJA) selected by the JA_BYPAS bit (b6, REFCF). 3.6.2.2 Frequency Synthesizer for REFA Clock Output If the recovered clock of one of the 29 channels is selected as the clock source for REFA and REFB (refer to Section 3.6.2.1 REFA/REFB in Clock Recovery Mode) and Line LOS (LLOS) is detected in the corresponding channel, the state of output on REFA and REFB can be selected by the REFH bit (b5, REFCF). If REFH is set to `1', REFA and REFB will output a high level in case of LLOS. If REFH is set to `0' and LLOS is detected, REFA and REFB clock outputs will be locked to MCLK while the selected clock frequency will remain unchanged. LLOS condition is set when LLOS_S bit (b0, STAT0) is `1'. Refer to Section 3.5.3.1 Line LOS (LLOS). Refer to Figure-42 for a detailed overview of REFA output in case of LLOS. REFB output option is only determined by the REFH bit (b5, REFCF) to be locked to MCLK or set to high level output. If CLKA is selected as the clock source for REFA (refer to Section 3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input) and there is no clock input on CLKA for more than 8 T1 clock cycles if T1 mode is selected (i.e. CKA_T1E1 bit (b5, REFA) is `0') or more than 8 E1 clock cycles if E1 mode is selected (i.e. CKA_T1E1 bit (b5, REFA) is `1'), the state of the REFA output is determined by the FS_BYPAS bit (b4, REFCF) and the FREE bit (b3, REFCF). In case the Frequency Synthesizer is disabled (i.e. FS_BYPAS bit (b4, REFCF) is `0'). REFA will output a high level. If the Frequency Synthesizer is enabled and the FREE bit (b3, REFCF) is set to `0', REFA will output a high level. If the Frequency Synthesizer is enabled and the FREE bit (b3, REFCF) is set to `1', REFA will be locked to MCLK. Refer to Figure-43 for a detailed overview of REFA output in case of loss of CLKA. If CLKB is selected as the clock source for REFB (refer to section Section 3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input) and there is no clock input on CLKB for more than 8 T1 clock cycles if T1 mode is selected (i.e. CKB_T1E1 bit (b5, REFB) is `0') or more than 8 E1 clock cycles if E1 mode is selected (i.e. CKB_T1E1 bit (b5, REFB) is `1'), the output on REFB is determined by the REFH bit (b5, REFCF). If REFH is set to `1', REFB will output a high level. If REFH is set to `0', the REFB clock output will be locked to MCLK. For REFA a Frequency Synthesizer can be enabled or bypassed (default) as selected by FS_BYPASS bit (b4, REFCF). The output frequency is selected by the FREQ[2:0] bits (b2~0, REFCF). Frequencies supported are 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz or 32.768 MHz. 3.6.2.3 Free Run Mode for REFA Clock Output REFA can also be selected to provide a free running clock locked to MCLK. To enable this mode the Frequency Synthesizer has to be enabled by setting the FS_BYPAS bit (b4, REFCF) to `0', and the FREE bit (b3, REFCF) has to be set to `1'. REFA will provide a frequency selected by the FREQ[2:0]1 bits (b2~0, REFCF) which is a free running clock locked to MCLK. 3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input In this mode, the clock of REFA and REFB is driven from an external clock input of CLKA and CLKB respectively. CLKA and CLKB are selected as an input source by setting REFA[4:0] bits (b4~0, REFA) and REFB[4:0] bits (b4~0, REFB) to any value from `11101' to `11111'. 1. `000' and `011' are reserved for FREQ[2:0] in this mode. Functional Description 62 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Recovered clock of one of the 29 channels CLKA input JA_BYPAS = 1 ? No Clock is derived from the output of RJA Yes Clock is derive from the output of Rx Clock & Data Recovery selected by REFA[4:0] FS_BYPAS = 1 ? No Pass through a Frequency Synthesizer Yes FREE = 1 ? Yes Output the selected clock on REFA Output on REFA is free running (locked to MCLK). The frequency is programmed in FREQ[2:0] *. No Output on REFA is locked to the selected clock source. The frequency is programmed in FREQ[2:0]. Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running. Figure-40 REFA Output Options in Normal Operation Functional Description 63 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Recovered clock of one of the 29 channels CLKB input JA_BYPAS = 1 ? No Clock is derived from the output of RJA Yes Clock is derived from the output of Rx Clock & Data Recovery selected by REFB[4:0] Output on REFB Figure-41 REFB Output Options in Normal Operation In LLOS condition. FS_BYPAS = 1 ? No Pass through a Frequency Synthesizer. Yes Yes FREE = 1 ? No REFH = 1 ? Yes Yes REFH = 1 ? No No Output on REFA is free running (locked to MCLK). The frequency is programmed in FREQ[2:0] *. Output high level. Output on REFA is free running (locked to MCLK). The frequency is 1.544 MHz in T1 mode or 2.048 MHz in E1 mode. Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running. Figure-42 REFA Output in LLOS Condition (When RCLKn Is Selected) Functional Description 64 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT No clock input on CLKA. FS_BYPAS = 1 ? No Pass through a Frequency Synthesizer. Yes Yes FREE = 1 ? No Output on REFA is free running (locked to MCLK). The frequency is programmed in FREQ[2:0] *. Output high level. Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running. Figure-43 REFA Output in No CLKA Condition (When CLKA Is Selected) Functional Description 65 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.6.2.6 Cascading Recovered Clocks of Multiple Devices With the provided external CLKA and CLKB reference inputs for the recovered clock outputs REFA and REFB, cascading of recovered clocks between multiple devices can be implemented to provide a single reference clock output from multiple devices without any additional external logic. This can be useful in applications such as optical multiplexers where three IDT82P2828 are used in parallel to provide an interface for up 84 T1 links for tributary aggregation to OC-3 line rates. Refer to Figure-44. In this setup, any two out of the 84 links can be selected to provide a recovered clock output on REFA and REFB of device 3. For example if it is required to recover link 1 [from device 1] for REFA and link 80 [from device 3] for REFB, the register settings are as follows: For REFA: * [device 1] set the REFA[4:0] bits (b4~0,REFA) to `00001' to select recovered clock of link1 as the clock source REFA1. * [device 2] set the REFA[4:0] bits (b4~0,REFA) to any value from `11101' to `11111' to select CLKA2 as the clock source for REFA2. * [device 3] set the REFA[4:0] bits (b4~0,REFA) to any value from `11101' to `11111' to select CLKA3 as the clock source for FEFA3. For REFB: * [device3] set the REFB[4:0] bits (b4~0,REFA) to `11000' to select recovered clock of link80 as the clock source for REFB3. CLKA2 CLKB2 CLKA1 CLKB1 Device 1 REFA1 REFB1 Link1 RCLK1 Link28 RCLK28 Device 2 REFA2 REFB2 Link29 RCLK1 Link58 RCLK28 CLKA3 CLKB3 Device 3 REFA3 REFB3 Link59 RCLK1 Link84 RCLK28 Figure-44 Three IDT82P2828 in Parallel Functional Description 66 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.6.3 MCLK, MASTER CLOCK INPUT MCLK provides a stable reference timing for the IDT82P2828. MCLK should be a jitter-free1 clock with 32 ppm (in T1/J1 mode) or 50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is set by pins MCKSEL[3:0] and can be N x 1.544 MHz or N x 2.048 MHz with 1 N 8 (N is an integer number). Refer to MCKSEL[3:0] pin description for details. If there is a loss of MCLK (duty cycle is less than 30% for 10 s), the device will enter power down. In this case, both the receive and transmit circuits are turned off. The pins on the line interface will be in High-Z state. The pins on receive system interface will be in High-Z state or in low level, as selected by the RHZ bit (b6, RCF0,...). The input on the 1. Jitter is no more than 0.001 UI. transmit system interface is ignored and the output on the transmit system interface will be in High-Z state. Refer to Section 3.2.7 Receiver Power Down and Section 3.3.7 Transmitter Power Down for details. If MCLK recovers after loss of MCLK the device will be reset automatically. 3.6.4 XCLK, INTERNAL REFERENCE CLOCK INPUT XCLK is derived from MCLK. For the respective channel, it is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode. XCLK is used as selectable reference clock for * pattern /AIS generation * RCLKn in LLOS * Loss of TCLKn to determine Transmit Output High-Z. Functional Description 67 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3.7 INTERRUPT SUMMARY There are altogether 20 kinds of interrupt sources as listed in Table25. Among them, No.1 to No.19 are per-channel interrupt sources, while No. 20 is a global interrupt source. For interrupt sources from No.1 to No.10, the occurrence of the event will cause the corresponding Status bit to be set to `1'. And selected by the Interrupt Trigger Edges Select bit, either a transition from `0' to `1' or any transition from `0' to `1' or from `1' to `0' of the Status bit will cause the Interrupt Status bit to be set to `1', which indicates the occurrence of an interrupt event. For interrupt sources from No.11 to No.20, the occurrence of the event will cause the corresponding Interrupt Status Bit to be set to `1'. All the interrupt can be masked by the GLB_IM bit (b1, GCF) globally or by the corresponding interrupt mask bit individually. For all the interrupt sources, if not masked, the occurrence of the interrupt event will trigger an interrupt indicated by the INT pin. For per-channel interrupt sources, if not masked, the occurrence of the interrupt event will also cause the corresponding INT_CHn bit (INTCH1~4) to be set `1'. An interrupt event is cleared by writing `1' to the corresponding Interrupt Status bit. The INT_CHn bit (INTCH1~4) will not be cleared until all the interrupts in the corresponding channel are acknowledged. The INT pin will be inactive until all the interrupts are acknowledged. Refer to Figure-45 for interrupt service flow. Table-25 Interrupt Summary No. Interrupt Source Status Bit Interrupt Trigger Edges Select Bit Interrupt Status Bit Interrupt Mask Bit 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 TCLKn is missing. LLOS is detected. SLOS is detected. TLOS is detected. LAIS is detected. SAIS is detected. TOC is detected. The PRBS/ARB pattern is detected synchronized. Activate IB code is detected. Deactivate IB code is detected. The FIFO of the RJA is overflow or underflow. The FIFO of the TJA is overflow or underflow. Waveform amplitude is overflow. SBPV is detected. LBPV is detected. SEXZ is detected. LEXZ is detected. PRBS/ARB error is detected. The ERRCH and ERRCL registers are overflowed. One second time is over. TCKLOS_S (b3, STAT0,...) LLOS_S (b0, STAT0,...) SLOS_S (b1, STAT0,...) TLOS_S (b2, STAT0,...) LAIS_S (b6, STAT1,...) SAIS_S (b7, STAT1,...) TOC_S (b4, STAT0,...) PA_S (b5, STAT1,...) IBA_S (b1, STAT1,...) IBD_S (b0, STAT1,...) - TCKLOS_IES (b3, INTES,...) LOS_IES (b1, INTES,...) LOS_IES (b1, INTES,...) TLOS_IES (b2, INTES,...) AIS_IES (b6, INTES,...) AIS_IES (b6, INTES,...) TOC_IES (b4, INTES,...) PA_IES (b5, INTES,...) IB_IES (b0, INTES,...) IB_IES (b0, INTES,...) - TCKLOS_IS (b3, INTS0,...) LLOS_IS (b0, INTS0,...) SLOS _IS (b1, INTS0,...) TLOS_IS (b2, INTS0,...) LAIS_IS (b6, INTS1,...) SAIS_IS (b7, INTS1,...) TOC_IS (b4, INTS0,...) PA_IS (b5, INTS1,...) IBA_IS (b1, INTS1,...) IBD_IS (b0, INTS1,...) RJA_IS (b5, INTS0,...) TJA_IS (b6, INTS0,...) DAC_IS (b7, INTS0,...) SBPV_IS (b5, INTS2,...) LBPV_IS (b4, INTS2,...) SEXZ_IS (b3, INTS2,...) LEXZ_IS (b2, INTS2,...) ERR_IS (b1, INTS2,...) CNTOV_IS (b0, INTS2,...) TMOV_IS (b0, INTTM) TCKLOS_IM (b3, INTM0,...) LLOS_IM (b0, INTM0,...) SLOS_IM (b1, INTM0,...) TLOS_IM (b2, INTM0,...) LAIS_IM (b6, INTM1,...) SAIS_IM (b7, INTM1,...) TOC_IM (b4, INTM0,...) PA_IM (b5, INTM1,...) IBA_IM (b1, INTM1,...) IBD_IM (b0, INTM1,...) RJA_IM (b5, INTM0,...) TJA_IM (b6, INTM0,...) DAC_IM (b7, INTM0,...) SBPV_IM (b5, INTM2,...) LBPV_IM (b4, INTM2,...) SEXZ_IM (b3, INTM2,...) LEXZ_IM (b2, INTM2,...) ERR_IM (b1, INTM2,...) CNTOV_IM (b0, INTM2,...) TMOV_IM (b0, GCF) Functional Description 68 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INT active Read TMOV_IS Read INT_CHn No TMOV_IS = 1 ? Yes Serve the interrupt. Write '1' to clear TMOV_IS. INT_CHn = 1 ? Yes No Read the interrupt status bits in the corresponding channel. Find the interrupt source and serve it. Write '1' to clear the corresponding interrupt status bit. INT_CHn is cleared when all interrupts in the corresponding channel are cleared. Figure-45 Interrupt Service Process Functional Description 69 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 4 4.1 MISCELLANEOUS RESET Power-on reset Hardware reset Global software reset The reset operation resets all registers, state machines as well as I/O pins to their default value or status. The IDT82P2828 provides 4 kinds of reset: * Power-on reset; * Hardware reset; * Global software reset; * Per-channel software reset. The Power-on, Hardware and Global software reset operations reset all the common blocks (including clock generator/synthesizer and microprocessor interface) and channel-related parts. The Per-channel software reset operation resets the channel-related parts. Figure-46 shows a general overview of the reset options. During reset, all the line interface pins (i.e., TTIPn/TRINGn and RTIPn/RRINGn) are in High-Z state. After reset, all the items listed in Table-26 are true. Per-channel software reset clock generator/ synthesizer microprocessor interface channel Figure-46 Reset Table-26 After Reset Effect Summary Effect On ... Power-On Reset, Hardware Reset and Global Software Reset Per-Channel Software Reset TTIPn/TRINGn & RTIPn/ All TTIPn/TRINGn & RTIPn/RRINGn pins are in High-Z state. RRINGn Line Interface Mode System interface All channels are reset to T1/J1 mode. All channels are in Dual Rail NRZ Format. Only TTIPn/TRINGn & RTIPn/RRINGn in the corresponding channel are in High-Z. Only the corresponding channel is reset to T1/J1 mode. Only the corresponding channel is in Dual Rail NRZ Format. (No effect) (No effect) (No effect) (No effect) (No effect) The state machines in the corresponding channel are reset. The interrupt sources in the corresponding channel are masked. The registers in the corresponding channel are reset to their default value except that there is no effect on the T1E1 bit. General I/O pins (i.e., As input pins. D[7:0] and GPIO[1:0]) INT Open drain output. CLKT1, CLKE1, REFA, Output enable. REFB LLOS, LLOS0 TDO, SDO/ACK/RDY state machines Interrupt sources Registers Output enable. High-Z. All state machines are reset. All interrupt sources are masked. All registers are reset to their default value. Miscellaneous 70 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 4.1.1 POWER-ON RESET Power-on reset is initiated during power-up. When all VDD inputs (1.8V and 3.3V) reach approximately 60% of the standard value of VDD, power-on reset begins. If MCLK is applied, power-on reset will complete within 1 ms maximum; if MCLK is not applied, the device remains in reset state. 4.1.2 HARDWARE RESET This reset is different from other resets, for: * It does not reset the T1E1 bit (b0, CHCF,...). That is, the operation mode of each channel is not changed; * It does not reset the global registers, state machines and common pins (including the pins of clock generator, microprocessor interface and JTAG interface); * It does not reset the other channels. Pulling the RST pin to low will initiate hardware reset. The reset cycle should be more than 1 s. If the RST pin is held low continuously, the device remains in reset state. 4.1.3 GLOBAL SOFTWARE RESET 4.2 MICROPROCESSOR INTERFACE Writing the RST register will initiate global software reset. Once initiated, global software reset completes in 1 s maximum. 4.1.4 PER-CHANNEL SOFTWARE RESET The microprocessor interface provides access to read and write the registers in the device. The interface consists of: * Serial microprocessor interface; * Parallel Motorola Non-Multiplexed microprocessor interface; * Parallel Motorola Multiplexed microprocessor interface; * Parallel Intel Non-Multiplexed microprocessor interface; * Parallel Intel Multiplexed microprocessor interface. The microprocessor interface is selected by the P/S, INT/MOT and IM pins, as shown in Table-27. The interfaced pins in different interfaces are also listed in Table-27. Refer to Section 8.13 Microprocessor Interface Timing for the timing characteristics. Writing a `1' to the CHRST bit (b1, CHCF,...) will initiate per-channel software reset. Once initiated, per-channel software reset completes in 1 s maximum and the CHRST bit (b1, CHCF,...) is self cleared. Table-27 Microprocessor Interface P/S INT/MOT IM Microprocessor Interface Interfaced Pins CS, SCLK, SDI, SDO CS, DS, R/W, ACK, D[7:0], A[10:0] CS, AS, DS, R/W, ACK, D[7:0], A[10:8] CS, RD, WR, RDY, D[7:0], A[10:0] CS, ALE, RD, WR, RDY, D[7:0], A[10:8] GNDD Open GNDD GNDD GNDD Open GNDD Open Serial microprocessor interface Parallel Motorola Non-Multiplexed microprocessor interface Parallel Motorola Multiplexed microprocessor interface Parallel Intel Non-Multiplexed microprocessor interface Parallel Intel Multiplexed microprocessor interface VDDIO Open Miscellaneous 71 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 4.3 POWER UP No power up sequencing for the VDD inputs (1.8 V and 3.3 V) has to be provided for the IDT82P2828. A Power-on reset will be initiated during power up. Refer to Section 4.1 Reset. Figure-47, Figure-48 and Figure-49 for different protection schemes. The IDT82P2828 provides an enhanced architecture to support both protection schemes. IDT82P2828 highlights for HPS support: * Independent programmable receive and transmit high impedance for Tip and Ring inputs and outputs to support 1+1 and 1:1 redundancy * Fully integrated receive termination, required to support 1:1 redundancy * Enhanced internal architecture to guarantee High Impedance for Tip and Ring Inputs and Outputs during Power Off or Power Failure * Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board) VDDTn 4.4 HITLESS PROTECTION SWITCHING (HPS) SUMMARY In today's telecommunication systems, ensuring no traffic loss is becoming increasingly important. To combat these problems, redundancy protection must be built into the systems carrying this traffic. There are many types of redundancy protection schemes, including 1+1 and 1:1 hardware protection without the use of external relays. Refer to Tx Hot switch control OE * VDDTn 1:2 * VDDRn Rx RIM LIU on primary line card * VDDRn 1:1 * 120 VDDTn Tx OE * VDDTn * VDDRn RIM Rx * VDDRn * LIU on backup line card backplane interface card Rx: Partially Internal Impedance Matching mode. A fixed external 120 resistor is placed on the backplane and provides a common termination for T1/J1/E1 applications. The R_TERM[2:0] bits (b2~0, RCF0,...) setting is as follows: `000' for T1 100 twisted pair cable, `001' for J1 110 twisted pair cable, `010' for E1 120 twisted pair cable and `011' for E1 75 coaxial cable. Tx: Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) setting is as follows: `000' for T1 100 twisted pair cable, `001' for J1 110 twisted pair cable, `010' for E1 120 twisted pair cable and `011' for E1 75 coaxial cable. Figure-47 1+1 HPS Scheme, Differential Interface (Shared Common Transformer) Miscellaneous 72 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT VDDTn Tx Hot switch control OE * VDDTn 1:2 * VDDRn Rx RIM primary card * VDDRn 1:1 * VDDTn Tx OE * VDDTn 1:2 * VDDRn RIM Rx * VDDRn 1:1 * backup card Rx: Fully Internal Impedance Matching mode. In this mode, there is no external resistor required. The R_TERM[2:0] bits (b2~0, RCF0,...) setting is as follows: `000' for T1 100 twisted pair cable, `001' for J1 110 twisted pair cable, `010' for E1 120 twisted pair cable and `011' for E1 75 coaxial cable. Tx: Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) setting is as follows: `000' for T1 100 twisted pair cable, `001' for J1 110 twisted pair cable, `010' for E1 120 twisted pair cable and `011' for E1 75 coaxial cable. Figure-48 1:1 HPS Scheme, Differential Interface (Individual Transformer) Miscellaneous 73 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT VDDTn Tx Hot switch control OE * 1:2 4.7 F VDDRn Rx RIM primary line card 0.47 F 19 * 1:2 Tx OE RIM Rx backup line card Rx: 75 External Impedance Matching mode. In this mode, there is no external resistor required. The RIM pin should be left open and the configuration of the R_TERM[2:0] bits (b2~0, RCF0,...) is ignored. Tx: 75 Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) should be set to `011'. Figure-49 1+1 HPS Scheme, E1 75 ohm Single-Ended Interface (Shared Common Transformer) Miscellaneous 74 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 5 5.1 5.1.1 PROGRAMMING INFORMATION REGISTER MAP GLOBAL REGISTER Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reference Page Address (Hex) Common Control 000 040 080 0C0 100 ID - Device ID Register RST - Global Reset Register GCF - Global Configuration Register MON - G.772 Monitor Configuration Register GPIO - General Purpose I/O Pin Definition Register ID7 RST7 - ID6 RST6 - ID5 RST5 MON5 - ID4 RST4 COPY MON4 - ID3 RST3 INT_PIN1 MON3 LEVEL1 ID2 RST2 INT_PIN0 MON2 LEVEL0 ID1 RST1 GLB_IM MON1 DIR1 ID0 RST0 TMOV_IM MON0 DIR0 P 79 P 79 P 80 P 81 P 82 Reference Clock Timing Option 1C0 200 240 280 CLKG - CLKT1 & CLKE1 Generation Control Register REFCF - REFA/B Output Configuration Register REFA - REFA Clock Sources Configuration Register REFB - REFB Clock Sources Configuration Register - JA_BYPAS REFH FS_BYPAS REFA4 REFB4 CLKE1_EN FREE REFA3 REFB3 CLKE1 FREQ2 REFA2 REFB2 CLKT1_EN FREQ1 REFA1 REFB1 CLKT1 FREQ0 REFA0 REFB0 P 83 P 83 P 85 P 85 REFA_EN CKA_T1E1 REFB_EN CKB_T1E1 Interrupt Indication 2C0 300 340 380 3C0 INTCH1 - Interrupt Requisition INT_CH8 Source Register 1 INTCH2 - Interrupt Requisition INT_CH16 Source Register 2 INTCH3 - Interrupt Requisition INT_CH24 Source Register 3 INTCH4 - Interrupt Requisition INT_CH0 Source Register 4 INTTM - One Second Timer Interrupt Status Register - INT_CH7 INT_CH15 INT_CH23 - INT_CH6 INT_CH14 INT_CH22 - INT_CH5 INT_CH13 INT_CH21 - INT_CH4 INT_CH12 INT_CH20 INT_CH28 - INT_CH3 INT_CH11 INT_CH19 INT_CH27 - INT_CH2 INT_CH10 INT_CH18 INT_CH26 - INT_CH1 INT_CH9 INT_CH17 INT_CH25 TMOV_IS P 86 P 86 P 86 P 87 P 87 Programming Information 75 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 5.1.2 PER-CHANNEL REGISTER Except for registers 7E5~7E9, which are channel 0 related registers, only the address of channel 1 is listed in the `Address (Hex)' column of the following table. For the addresses of the other channels, refer to the description of each register. Address (Hex) Channel Control Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reference Page 001 CHCF - Channel Configuration Register - - - - - - CHRST T1E1 P 88 JA Configuration 002 003 TJA - Transmit Jitter Attenuation Configuration Register RJA - Receive Jitter Attenuation Configuration Register - - - TJA_LIMT RJA_LIMT TJA_EN RJA_EN TJA_DP1 RJA_DP1 TJA_DP0 RJA_DP0 TJA_BW RJA_BW P 89 P 90 Transmit Path Configuration 004 005 006 007 008 009 TCF0 - Transmit Configuration Register 0 - OE T_OFF THZ_OC TCK_ES SCAL4 SAMP4 WDAT4 T_SING TD_INV PULS3 SCAL3 SAMP3 WDAT3 T_TERM2 T_CODE PULS2 SCAL2 SAMP2 WDAT2 T_TERM1 T_MD1 PULS1 SCAL1 SAMP1 WDAT1 T_TERM0 T_MD0 PULS0 SCAL0 SAMP0 WDAT0 P 91 P 92 P 93 P 94 P 95 P 95 TCF1 - Transmit Configuration TMF_DEF2 TEM_DEF1 TMF_DEF0 Register 1 PULS - Transmit Pulse Configuration Register SCAL - Amplitude Scaling Control Register AWG0 - Arbitrary Waveform Generation Control Register 0 AWG1 - Arbitrary Waveform Generation Control Register 1 DONE WDAT6 SCAL5 RW WDAT5 Receive Path Configuration 00A 00B 00C RCF0 - Receive Configuration Register 0 RCKH RHZ R_OFF R120IN RCK_ES - R_SING RD_INV - R_TERM2 R_CODE - R_TERM1 R_MD1 MG1 R_TERM0 R_MD0 MG0 P 96 P 97 P 98 RCF1 - Receive Configuration RMF_DEF2 RMF_DEF1 RMF_DEF0 Register 1 RCF2 - Receive Configuration Register 2 - Diagnostics 00D 00E 00F 010 LOS - LOS Configuration Register LAC ALOS2 BPV_INS PG_CK ALOS1 ERR_INS PG_EN1 ALOS0 TALOS1 TALOS0 TDLOS1 CNT_MD TDLOS0 CNT_STOP P 99 P 101 P 102 P 103 ERR - Error Detection & Inser- EXZ_DEF tion Control Register AISG - AIS Generation Control Register PG - Pattern Generation Control Register - CNT_SEL2 CNT_SEL1 CNT_SEL0 PG_EN0 ASAIS_SL ASAIS_LLO ALAIS_SLO ALAIS_LLO OS S S S PG_POS PAG_INV PRBG_SEL PRBG_SEL 1 0 Programming Information 76 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Address (Hex) Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reference Page 011 012 PD - Pattern Detection Control Register ARBL - Arbitrary Pattern Generation / Detection Low-Byte Register ARBM - Arbitrary Pattern Generation / Detection Middle-Byte Register ARBH - Arbitrary Pattern Generation / Detection High-Byte Register IBL - Inband Loopback Control Register IBG - Inband Loopback Generation Code Definition Register IBDA - Inband Loopback Detection Target Activate Code Definition Register IBDD - Inband Loopback Detection Target Deactivate Code Definition Register LOOP - Loopback Control Register ARB7 ARB6 ARB5 ARB4 PD_POS ARB3 PAD_INV ARB2 PAD_SEL1 PAD_SEL0 ARB1 ARB0 P 104 P 105 013 ARB15 ARB14 ARB13 ARB12 ARB11 ARB10 ARB9 ARB8 P 105 014 ARB23 ARB22 ARB21 ARB20 ARB19 ARB18 ARB17 ARB16 P 105 015 016 017 IBG7 IBA7 IBG6 IBA6 IBGL1 IBG5 IBA5 IBGL0 IBG4 IBA4 IBAL1 IBG3 IBA3 IBAL0 IBG2 IBA2 IBDL1 IBG1 IBA1 IBDL0 IBG0 IBA0 P 106 P 106 P 107 018 IBD7 IBD6 IBD5 IBD4 IBD3 IBD2 IBD1 IBD0 P 107 019 - - - - AUTOLP DLP RLP ALP P 108 Interrupt Edge Selection 01A INTES - Interrupt Trigger Edges Select Register - AIS_IES PA_IES TOC_IES TCKLOS_I TLOS_IES ES LOS_IES IB_IES P 109 Interrupt Mask 01B 01C 01D INTM0 - Interrupt Mask Register 0 INTM1 - Interrupt Mask Register 1 INTM2 - Interrupt Mask Register 2 DAC_IM SAIS_IM - TJA_IM LAIS_IM - RJA_IM PA_IM SBPV_IM TOC_IM LBPV_IM TCKLOS_I M SEXZ_IM TLOS_IM LEXZ_IM SLOS_IM IBA_IM ERR_IM LLOS_IM IBD_IM CNTOV_IM P 110 P 111 P 112 Status Indication 01E 01F STAT0 - Status Register 0 STAT1 - Status Register 1 AUTOLP_S SAIS_S LAIS_S PA_S TOC_S - TCKLOS_S - TLOS_S - SLOS_S IBA_S LLOS_S IBD_S P 113 P 114 Interrupt Status Indication 020 021 022 INTS0 - Interrupt Status Register 0 INTS1 - Interrupt Status Register 1 INTS2 - Interrupt Status Register 2 DAC_IS SAIS_IS - TJA_IS LAIS_IS - RJA_IS PA_IS SBPV_IS TOC_IS LBPV_IS TCKLOS_I S SEXZ_IS TLOS_IS LEXZ_IS SLOS_IS IBA_IS ERR_IS LLOS_IS IBD_IS CNTOV_IS P 115 P 116 P 117 Programming Information 77 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Address (Hex) Counter Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reference Page 023 024 ERRCL - Error Counter LowByte Register ERRCH - Error Counter HighByte Register ERRC7 ERRC15 ERRC6 ERRC14 ERRC5 ERRC13 ERRC4 ERRC12 ERRC3 ERRC11 ERRC2 ERRC10 ERRC1 ERRC9 ERRC0 ERRC8 P 118 P 118 Jitter Measurement (channel 0 Only) 7E5 7E6 JM - Jitter Measurement Configuration For Channel 0 Register JIT_PL - Positive Peak Jitter Measurement Low-Byte Register JIT_PH - Positive Peak Jitter Measurement High-Byte Register JIT_NL - Negative Peak Jitter Measurement Low-Byte Register JIT_NH - Negative Peak Jitter Measurement High-Byte Register JIT_P7 JIT_P6 JIT_P5 JIT_P4 JIT_P3 JM_STOP JIT_P2 JM_MD JIT_P1 JM_BW JIT_P0 P 119 P 119 7E7 - - - - JIT_P11 JIT_P10 JIT_P9 JIT_P8 P 119 7E8 JIT_N7 JIT_N6 JIT_N5 JIT_N4 JIT_N3 JIT_N2 JIT_N1 JIT_N0 P 120 7E9 - - - - JIT_N11 JIT_N10 JIT_N9 JIT_N8 P 120 Programming Information 78 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 5.2 5.2.1 REGISTER DESCRIPTION GLOBAL REGISTER ID - Device ID Register Address: 000H Type: Read Default Value: 10H 7 ID7 6 ID6 5 ID5 4 ID4 3 ID3 2 ID2 1 ID1 0 ID0 Bit Name Description 7-0 ID[7:0] The ID[7:0] bits are pre-set. The ID[7:4] bits represent the device ID for the IDT82P2828. The ID[3:0] bits represent the current version number (`0000' is for the first version). RST - Global Reset Register Address: 040H Type: Write Default Value: 00H 7 RST7 6 RST6 5 RST5 4 RST4 3 RST3 2 RST2 1 RST1 0 RST0 Bit Name Description 7-0 RST[7:0] Writing this register will initiate global software reset. This reset completes in 1 s maximum. Programming Information 79 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT GCF - Global Configuration Register Address: 080H Type: Read / Write Default Value: 03H 7 6 5 4 COPY 3 INT_PIN1 2 INT_PIN0 1 GLB_IM 0 TMOV_IM Bit Name Description 7-5 4 COPY 3-2 INT_PIN[1:0] 1 GLB_IM 0 TMOV_IM Reserved. When the per-channel register of one channel is written, this bit determines whether the written value is copied to the same register of the other channels simultaneously. 0: Disable. (default) 1: Enable. These two bits control the output on the INT pin. X0: Open drain, active low. (default) 01: Push-pull, active low. 11: Push-pull, active high. This bit is a global configuration interrupt mask bit. 0: The per-channel interrupt will be generated when the per-channel interrupt mask bit is `0' and the corresponding interrupt status bit is `1'. 1: Mask all the per-channel interrupts. None per-channel interrupts can be generated. (default) This bit controls whether the interrupt is generated when one second time is over. This one second timer is locked to MCLK. 0: Enable. 1: Mask. (default) Programming Information 80 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT MON - G.772 Monitor Configuration Register Address: 0C0H Type: Read / Write Default Value: 00H 7 6 5 MON5 4 MON4 3 MON3 2 MON2 1 MON1 0 MON0 Bit Name Description 7-6 5-0 MON[5:0] Reserved. These bits determine whether the G.772 Monitor is implemented. When the G.772 Monitor is implemented, these bits select one transmitter or receiver to be monitored by channel 0. 000000: No transmitter or receiver is monitored. (default) 000001: The receiver of channel 1 is monitored. 000010: The receiver of channel 2 is monitored. ...... 011011: The receiver of channel 27 is monitored. 011100: The receiver of channel 28 is monitored. 011101 ~ 011111: Reserved. 100000: No transmitter or receiver is monitored. 100001: The transmitter of channel 1 is monitored. 100010: The transmitter of channel 2 is monitored. ...... 111011: The transmitter of channel 27 is monitored. 111100: The transmitter of channel 28 is monitored. 111101 ~ 111111: Reserved. Programming Information 81 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT GPIO - General Purpose I/O Pin Definition Register Address: 100H Type: Read / Write Default Value: 0FH 7 6 5 4 3 LEVEL1 2 LEVEL0 1 DIR1 0 DIR0 Bit Name Description 7-4 3 LEVEL1 2 LEVEL0 1 DIR1 0 DIR0 Reserved. When the GPIO1 pin is defined as output, this bit determines the output level on GPIO1 and can be read and written. 0: Output low level. 1: Output high level. (default) When the GPIO1 pin is defined as input, this bit indicates the input level on GPIO1 and can only be read. 0: Input low level. 1: Input high level. (default) When the GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be read and written. 0: Output low level. 1: Output high level. When the GPIO0 pin is defined as input, this bit indicates the input level on GPIO0 and can only be read. 0: Input low level. 1: Input high level. (default) This bit determines whether the GPIO1 pin is used as output or input. 0: Output. 1: Input. (default) This bit determines whether the GPIO0 pin is used as output or input. 0: Output. 1: Input. (default) Programming Information 82 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT CLKG - CLKT1 & CLKE1 Generation Control Register Address: 1C0H Type: Read / Write Default Value: 0FH 7 6 5 4 3 CLKE1_EN 2 CLKE1 1 CLKT1_EN 0 CLKT1 Bit Name Description 7-4 3 CLKE1_EN 2 CLKE1 1 CLKT1_EN 0 CLKT1 Reserved. This bit controls whether the output on the CLKE1 pin is enabled. 0: The output is disabled. CLKE1 is in High-Z state. 1: The output is enabled. The frequency of CLKE1 is determined by the CLKE1 bit (b2, CLKG). (default) This bit is valid only when the CLKE1_EN bit (b3, CLKG) is `1'. This bit selects the clock frequency output on the CLKE1 pin. 0: 8 KHz. 1: 2.048 MHz. (default) This bit controls whether the output on the CLKT1 pin is enabled. 0: The output is disabled. CLKT1 is in High-Z state. 1: The output is enabled. The frequency of CLKT1 is determined by the CLKT1 bit (b0, CLKG). (default) This bit is valid only when the CLKT1_EN bit (b1, CLKG) is `1'. This bit selects the clock frequency output on the CLKT1 pin. 0: 8 KHz. 1: 1.544 MHz. (default) REFCF - REFA/B Output Configuration Register Address: 200H Type: Read / Write Default Value: 30H 7 6 JA_BYPAS 5 REFH 4 FS_BYPAS 3 FREE 2 FREQ2 1 FREQ1 0 FREQ0 Bit Name Description 7 6 JA_BYPAS 5 REFH 4 FS_BYPAS Reserved. This bit is valid only when the clock source for REFA or REFB is the recovered clock of one of the 29 channels in the corresponding receiver. This bit determines whether the selected recovered clock passes through the RJA. 0: The selected recovered clock is derived from the output of RJA. (default) 1: The selected recovered clock does not pass through the RJA and is derived from the output of Rx Clock & Data Recovery. This bit is valid only when the selected clock source is lost. This bit controls the output on REFA/REFB. For REFA, this bit, together with the FS_BYPAS bit (b4, REFCF) and the FREE bit (b3, REFCF), controls the output on REFA when the selected clock source is the recovered clock of one of the 29 channels; this bit is ignored when the selected clock source is CLKA. Refer to the related table in the description of the FREE bit (b3, REFCF). For REFB: 0: Output free running clock. The frequency is 1.544 MHz if the selected clock source was T1 clock or 2.048 MHz if the selected clock source was E1 clock. 1: Output high level. (default) This bit determines whether the selected clock source for REFA passes through an internal Frequency Synthesizer. 0: The internal Frequency Synthesizer is enabled. 1: The internal Frequency Synthesizer is bypassed. (default) Programming Information 83 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3 FREE This bit is valid only when the selected clock source for REFA passes the internal Frequency Synthesizer In normal operation: 0: Output the clock which is locked to the selected clock source and the frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). (default) 1: Output free running clock which is locked to MCLK and the frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). When the selected clock source is lost, this bit, together with the FS_BYPAS bit (b4, REFCF) and the REFH bit (b5, REFCF), controls the output on REFA: Selected Clock Source FS_BYPA S FREE REFH Output On REFA 0 CLKA 0 1 0 0 Recovered clock of one of the 29 channels. 1 1 (don'tcare) 1 (don'tcare) (don't-care) 0 1 (don'tcare) 0 1 High level. Free running clock, whose frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). High level. Free running clock, whose frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). High level. Free running clock, whose frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). Free running clock, whose frequency is 1.544 MHz in T1 mode or 2.048 MHz in E1 mode. High level. 2-0 FREQ[2:0] These bits are valid only when the Frequency Synthesizer on REFA is enabled. These bits determine the output clock frequency. FREQ[2:0] Output when FS_BYPAS=0, FREE=0 and the Frequency Synthesizer uses RCLKn or CLKA as reference clock Output when FS_BYPAS=0 and FREE=1 (the Frequency Synthesizer is free running) 000 001 010 011 100 101 110 111 1.544 MHz if the selected clock source is 1.544 MHz; or 2.048 MHz if the selected clock source is 2.048 MHz 8 kHz 64 kHz Reserved 4.096 MHz 8.192 MHz 19.44 MHz 32.768 MHz 8 kHz 64 kHz 4.096 MHz 8.192 MHz 19.44 MHz 32.768 MHz Programming Information 84 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT REFA - REFA Clock Sources Configuration Register Address: 240H Type: Read / Write Default Value: 41H 7 6 REFA_EN 5 CKA_T1E1 4 REFA4 3 REFA3 2 REFA2 1 REFA1 0 REFA0 Bit Name Description 7 6 REFA_EN 5 CKA_T1E1 4-0 REFA[4:0] Reserved. This bit controls whether the output on the REFA pin is enabled. 0: The output is disabled. REFA is in High-Z state. 1: The output is enabled. (default) This bit defines the input clock frequency on the CLKA pin. 0: Input T1 clock. (default) 1: Input E1 clock. These bits select the clock source for REFA. 00000: Recovered clock of channel 0. 00001: Recovered clock of channel 1. (default) 00010: Recovered clock of channel 2. ...... 11011: Recovered clock of channel 27. 11100: Recovered clock of channel 28. 11101 ~ 11111: The input on CLKA. REFB - REFB Clock Sources Configuration Register Address: 280H Type: Read / Write Default Value: 41H 7 6 REFB_EN 5 CKB_T1E1 4 REFB4 3 REFB3 2 REFB2 1 REFB1 0 REFB0 Bit Name Description 7 6 REFB_EN 5 CKB_T1E1 4-0 REFB[4:0] Reserved. This bit controls whether the output on the REFB pin is enabled. 0: The output is disabled. REFB is in High-Z state. 1: The output is enabled. (default) This bit defines the input clock frequency on the CLKB pin. 0: Input T1 clock. (default) 1: Input E1 clock. These bits select the clock source for REFB. 00000: Recovered clock of channel 0. 00001: Recovered clock of channel 1. (default) 00010: Recovered clock of channel 2. ...... 11011: Recovered clock of channel 27. 11100: Recovered clock of channel 28. 11101 ~ 11111: The input on CLKB. Programming Information 85 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTCH1 - Interrupt Requisition Source Register 1 Address: 2C0H Type: Read / Write Default Value: 00H 7 INT_CH8 6 INT_CH7 5 INT_CH6 4 INT_CH5 3 INT_CH4 2 INT_CH3 1 INT_CH2 0 INT_CH1 Bit Name Description 7-0 INT_CH[8:1] These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[8:1] bits correspond to channel 8 to 1 respectively. 0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) 1: At least one interrupt is generated in the corresponding channel. INTCH2 - Interrupt Requisition Source Register 2 Address: 300H Type: Read / Write Default Value: 00H 7 INT_CH16 6 INT_CH15 5 INT_CH14 4 INT_CH13 3 INT_CH12 2 INT_CH11 1 INT_CH10 0 INT_CH9 Bit Name Description 7-0 INT_CH[16:9] These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[16:9] bits correspond to channel 16 to 9 respectively. 0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) 1: At least one interrupt is generated in the corresponding channel. INTCH3 - Interrupt Requisition Source Register 3 Address: 340H Type: Read / Write Default Value: 00H 7 INT_CH24 6 INT_CH23 5 INT_CH22 4 INT_CH21 3 INT_CH20 2 INT_CH19 1 INT_CH18 0 INT_CH17 Bit Name Description 7-0 INT_CH[24:17] These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[24:17] bits correspond to channel 24 to 17 respectively. 0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) 1: At least one interrupt is generated in the corresponding channel. Programming Information 86 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTCH4 - Interrupt Requisition Source Register 4 Address: 380H Type: Read / Write Default Value: 00H 7 INT_CH0 6 5 4 3 INT_CH28 2 INT_CH27 1 INT_CH26 0 INT_CH25 Bit Name Description 7 6-4 3-0 This bit indicates whether there is an interrupt generated in channel 0. 0: No interrupt is generated or all the interrupts are cleared in channel 0. (default) 1: At least one interrupt is generated in channel 0. Reserved. INT_CH[28:25] These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[28:25] bits correspond to channel 28 to 25 respectively. 0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default) 1: At least one interrupt is generated in the corresponding channel. INT_CH0 INTTM - One Second Timer Interrupt Status Register Address: 3C0H Type: Read / Write Default Value: 00H 7 6 5 4 3 2 1 0 TMOV_IS Bit Name Description 7-1 0 TMOV_IS Reserved. This bit is valid only when the TMOV_IM bit (b0, GCF) is `0'. This bit indicates the interrupt status of one second time over. 0: No one second time over interrupt is generated; or a `1' is written to this bit. (default) 1: One second time over interrupt is generated and is reported by the INT pin. Programming Information 87 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 5.2.2 PER-CHANNEL REGISTER CHCF - Channel Configuration Register Address: 001H, 041H, 081H, 0C1H, 101H, 141H, 181H, 1C1H, (CH1~CH8) 201H, 241H, 281H, 2C1H, 301H, 341H, 381H, 3C1H, (CH9~CH16) 401H, 441H, 481H, 4C1H, 501H, 541H, 581H, 5C1H, (CH17~CH24) 601H, 641H, 681H, 6C1H, (CH25~CH28) 7C1H (CH0) Type: Read / Write Default Value: 00H 7 6 5 4 3 2 1 CHRST 0 T1E1 Bit Name Description 7-2 1 CHRST 0 T1E1 Reserved. Writing a `1' to this bit will initiate per-channel software reset. Once initiated, per-channel software reset completes in 1 s maximum. This bit is self cleared. This bit is valid only when the TEHWE pin is low. This bit selects T1/J1 or E1 operation mode. 0: T1/J1. (default) 1: E1. This bit can not be reset by per-channel software reset. Programming Information 88 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT TJA - Transmit Jitter Attenuation Configuration Register Address: 002H, 042H, 082H, 0C2H, 102H, 142H, 182H, 1C2H, (CH1~CH8) 202H, 242H, 282H, 2C2H, 302H, 342H, 382H, 3C2H, (CH9~CH16) 402H, 442H, 482H, 4C2H, 502H, 542H, 582H, 5C2H, (CH17~CH24) 602H, 642H, 682H, 6C2H, (CH25~CH28) 7C2H (CH0) Type: Read / Write Default Value: 00H 7 6 5 4 TJA_LIMT 3 TJA_EN 2 TJA_DP1 1 TJA_DP0 0 TJA_BW Bit Name Description 7-5 4 TJA_LIMT 3 TJA_EN 2-1 TJA_DP[1:0] 0 TJA_BW Reserved. This bit determines whether the JA-Limit function is enabled in the TJA. 0: Disable. (default) 1: Enable. The speed of the TJA outgoing data will be adjusted automatically if the FIFO in the TJA is 2-bit close to its full or emptiness. This bit controls whether the TJA is enabled to use. 0: Disable. (default) 1: Enable. These bits select the depth of the TJA FIFO. 00: 128-bit. (default) 01: 64-bit. 1X: 32-bit. This bit selects the Corner Frequency for the TJA. 0: 5 Hz (in T1/J1 mode) / 6.77 Hz (in E1 mode). (default) 1: 1.26 Hz (in T1/J1 mode) / 0.87 Hz (in E1 mode). Programming Information 89 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT RJA - Receive Jitter Attenuation Configuration Register Address: 003H, 043H, 083H, 0C3H, 103H, 143H, 183H, 1C3H, (CH1~CH8) 203H, 243H, 283H, 2C3H, 303H, 343H, 383H, 3C3H, (CH9~CH16) 403H, 443H, 483H, 4C3H, 503H, 543H, 583H, 5C3H, (CH17~CH24) 603H, 643H, 683H, 6C3H, (CH25~CH28) 7C3H (CH0) Type: Read / Write Default Value: 00H 7 6 5 4 RJA_LIMT 3 RJA_EN 2 RJA_DP1 1 RJA_DP0 0 RJA_BW Bit Name Description 7-5 4 RJA_LIMT 3 RJA_EN 2-1 RJA_DP[1:0] 0 RJA_BW Reserved. This bit determines whether the JA-Limit function is enabled in the RJA. 0: Disable. (default) 1: Enable. The speed of the RJA outgoing data will be adjusted automatically if the FIFO in the RJA is 2-bit close to its full or emptiness. This bit controls whether the RJA is enabled to use. 0: Disable. (default) 1: Enable. These bits select the depth of the RJA FIFO. 00: 128-bit. (default) 01: 64-bit. 1X: 32-bit. This bit selects the Corner Frequency for the RJA. 0: 5 Hz (in T1/J1 mode) / 6.77 Hz (in E1 mode). (default) 1: 1.26 Hz (in T1/J1 mode) / 0.87 Hz (in E1 mode). Programming Information 90 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT TCF0 - Transmit Configuration Register 0 Address: 004H, 044H, 084H, 0C4H, 104H, 144H, 184H, 1C4H, (CH1~CH8) 204H, 244H, 284H, 2C4H, 304H, 344H, 384H, 3C4H, (CH9~CH16) 404H, 444H, 484H, 4C4H, 504H, 544H, 584H, 5C4H, (CH17~CH24) 604H, 644H, 684H, 6C4H, (CH25~CH28) 7C4H (CH0) Type: Read / Write Default Value: 00H 7 6 OE 5 T_OFF 4 THZ_OC 3 T_SING 2 T_TERM2 1 T_TERM1 0 T_TERM0 Bit Name Description 7 6 OE 5 T_OFF 4 THZ_OC 3 T_SING 2-0 T_TERM[2:0] Reserved. This bit determines the output of the Line Driver, i.e., the output on the TTIPn and TRINGn pins. 0: High-Z. (default) 1: Normal operation. This bit determines whether the transmitter is powered down. 0: Normal operation. (default) 1: Power down. This bit determines the output of the Line Driver, i.e., the output on the TTIPn and TRINGn pins when TOC is detected. 0: The output current is limited to 100 mAp-p. (default) 1: The output current is limited to 100 mAp-p within the first 1 ms after the TOC is detected and then the output is in High-Z state when the TOC is detected for more than 1 ms. This bit determines the transmit line interface. 0: Transmit Differential line interface. Both TTIPn and TRINGn are used to transmit signal to the line side. (default) 1: Transmit Single Ended line interface. Only TTIPn is used to transmit signal. TRINGn should be left open. These bits select the impedance matching mode of the transmit path to match the cable impedance. 000: The 100 internal impedance matching is selected for T1 100 twisted pair cable (with transformer). (default) 001: The 110 internal impedance matching is selected for J1 110 twisted pair cable (with transformer). 010: The 120 internal impedance matching is selected for E1 120 twisted pair cable (with transformer). 011: The 75 internal impedance matching is selected for E1 75 coaxial cable (with transformer). 100: The 100 internal impedance matching is selected for T1 100 twisted pair cable (transformer-less). 101: The 110 internal impedance matching is selected for J1 110 twisted pair cable (transformer-less). 110: The 120 internal impedance matching is selected for E1 120 twisted pair cable (transformer-less). 111: The external impedance matching is selected for E1 120 twisted pair cable or E1 75 coaxial cable (with transformer). Programming Information 91 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT TCF1 - Transmit Configuration Register 1 Address: 005H, 045H, 085H, 0C5H, 105H, 145H, 185H, 1C5H, (CH1~CH8) 205H, 245H, 285H, 2C5H, 305H, 345H, 385H, 3C5H, (CH9~CH16) 405H, 445H, 485H, 4C5H, 505H, 545H, 585H, 5C5H, (CH17~CH24) 605H, 645H, 685H, 6C5H, (CH25~CH28) 7C5H (CH0) Type: Read / Write Default Value: 01H 7 TMF_DEF2 6 TMF_DEF1 5 TMF_DEF0 4 TCK_ES 3 TD_INV 2 T_CODE 1 T_MD1 0 T_MD0 Bit Name Description 7-5 4 3 2 1-0 TMF_DEF[2:0] These bits are valid only in Transmit Dual Rail RZ Format mode and Transmit Single Rail NRZ Format mode. They determine the indication on the TMFn pin. 000: PRBS/ARB indication when the PRBS/ARB detection is switched to the transmit path. Or reserved when the PRBS/ARB detection is switched to the receive path. (default) 001: SAIS indication. 010: TOC indication. 011: TLOS indication. 100: SEXZ indication. 101: SBPV indication in Transmit Dual Rail RZ Format mode. Reserved in Transmit Single Rail NRZ Format mode. 110: SEXZ + SBPV indication in Transmit Dual Rail RZ Format mode. Reserved in Transmit Single Rail NRZ Format mode. 111: SLOS indication in Transmit Dual Rail RZ Format mode. Reserved in Transmit Single Rail NRZ Format mode. TCK_ES This bit selects the active edge of the TCLKn pin. 0: Falling edge. (default) 1: Rising edge. TD_INV This bit determines the active level on the TDn, TDPn and TDNn pins. 0: Active high. (default) 1: Active low. T_CODE This bit selects the line code rule for the transmit path. 0: B8ZS (in T1/J1 mode) / HDB3 (in E1 mode). (default) 1: AMI. T_MD[1:0] These bits determines the transmit system interface. 00: Transmit Single Rail NRZ Format system interface. The data is input on TDn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn. 01: Transmit Dual Rail NRZ Format system interface. The data is input on TDPn and TDNn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn. (default) 10: Transmit Dual Rail RZ Format system interface. The data is input on TDPn and TDNn in RZ format. 11: Reserved. Programming Information 92 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT PULS - Transmit Pulse Configuration Register Address: 006H, 046H, 086H, 0C6H, 106H, 146H, 186H, 1C6H, (CH1~CH8) 206H, 246H, 286H, 2C6H, 306H, 346H, 386H, 3C6H, (CH9~CH16) 406H, 446H, 486H, 4C6H, 506H, 546H, 586H, 5C6H, (CH17~CH24) 606H, 646H, 686H, 6C6H, (CH25~CH28) 7C6H (CH0) Type: Read / Write Default Value: 02H 7 6 5 4 3 PULS3 2 PULS2 1 PULS1 0 PULS0 Bit Name Description 7-4 3-0 PULS[3:0] Reserved. These bits select one of the eight preset waveform templates for short haul application or enable user-programmable arbitrary waveform. PULS[3:0] Operation Mode Transmit Clock Cable Impedance Cable Range Cable Loss 0000 0001 0010 (default) 0011 0100 0101 0110 0111 1XXX E1 E1 DSX1 DSX1 DSX1 DSX1 DSX1 J1 2.048 MHz 2.048 MHz 1.544 MHz 1.544 MHz 1.544 MHz 1.544 MHz 1.544 MHz 1.544 MHz E1 75 differential interface, Internal Impedance matching mode Other E1 interfaces 100 100 100 100 100 110 User-programmable arbitrary waveform 0 ~ 133 ft 133 ~ 266 ft 266 ~ 399 ft 399 ~ 533 ft 533 ~ 655 ft - 0 ~ 12 dB 0 ~ 12 dB 0 ~ 0.6 dB 0.6 ~ 1.2 dB 1.2 ~ 1.8 dB 1.8 ~ 2.4 dB 2.4 ~ 3.0 dB 0 ~ 12 dB Programming Information 93 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT SCAL - Amplitude Scaling Control Register Address: 007H, 047H, 087H, 0C7H, 107H, 147H, 187H, 1C7H, (CH1~CH8) 207H, 247H, 287H, 2C7H, 307H, 347H, 387H, 3C7H, (CH9~CH16) 407H, 447H, 487H, 4C7H, 507H, 547H, 587H, 5C7H, (CH17~CH24) 607H, 647H, 687H, 6C7H, (CH25~CH28) 7C7H (CH0) Type: Read / Write Default Value: 36H 7 6 5 SCAL5 4 SCAL4 3 SCAL3 2 SCAL2 1 SCAL1 0 SCAL0 Bit Name Description 7-6 5-0 SCAL[5:0] Reserved. These bits specify a scaling factor to be applied to the amplitude of the waveform to be transmitted. In T1/J1 mode, the standard value is `110110' for the waveform amplitude. If necessary, increasing or decreasing by `1' from the standard value will result in 2% scaling up or down against the waveform amplitude. The scale range is from +20% to -100%. In E1 mode, the standard value is `100001' for the waveform amplitude. If necessary, increasing or decreasing by `1' from the standard value will result in 3% scaling up or down against the waveform amplitude. The scale range is from +100% to -100%. Note: The default value for SCAL[5:0] is `110110' which is the T1/J1 standard value. Therefore, if E1 mode is used, `100001' should be written to these bits to indicate the E1 standard value. Programming Information 94 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT AWG0 - Arbitrary Waveform Generation Control Register 0 Address: 008H, 048H, 088H, 0C8H, 108H, 148H, 188H, 1C8H, (CH1~CH8) 208H, 248H, 288H, 2C8H, 308H, 348H, 388H, 3C8H, (CH9~CH16) 408H, 448H, 488H, 4C8H, 508H, 548H, 588H, 5C8H, (CH17~CH24) 608H, 648H, 688H, 6C8H, (CH25~CH28) 7C8H (CH0) Type: Read / Write Default Value: 00H 7 6 DONE 5 RW 4 SAMP4 3 SAMP3 2 SAMP2 1 SAMP1 0 SAMP0 Bit Name Description 7 6 DONE 5 RW 4-0 SAMP[4:0] Reserved. This bit is valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3~0, PULS,...) are set to `1XXX'). This bit determines whether to enable the data writing/reading from RAM. 0: Disable. (default) 1: Enable. This bit is valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3~0, PULS,...) are set to `1XXX'). This bit determines read/write direction. 0: Write data to RAM. (default) 1: Read data from RAM. These bits are valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3~0, PULS,...) are set to `1XXX'). These bits specify the RAM sample address. 00000: The RAM sample address is 0. (default) 00001: The RAM sample address is 1. 00010: The RAM sample address is 2. ...... 10001: The RAM sample address is 17. 10010: The RAM sample address is 18. 10011 ~ 11111: The RAM sample address is 19. AWG1 - Arbitrary Waveform Generation Control Register 1 Address: 009H, 049H, 089H, 0C9H, 109H, 149H, 189H, 1C9H, (CH1~CH8) 209H, 249H, 289H, 2C9H, 309H, 349H, 389H, 3C9H, (CH9~CH16) 409H, 449H, 489H, 4C9H, 509H, 549H, 589H, 5C9H, (CH17~CH24) 609H, 649H, 689H, 6C9H, (CH25~CH28) 7C9H (CH0) Type: Read / Write Default Value: 00H 7 6 WDAT6 5 WDAT5 4 WDAT4 3 WDAT3 2 WDAT2 1 WDAT1 0 WDAT0 Bit Name Description 7 6-0 WDAT[6:0] Reserved. These bits are valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3~0, PULS,...) are set to `1XXX'). These bits contain the template sample data to be stored in RAM which address is specified by the SAMP[4:0] bits (b4~0, AWG0,...). They are not updated until new template sample data is written. Programming Information 95 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT RCF0 - Receive Configuration Register 0 Address: 00AH, 04AH, 08AH, 0CAH, 10AH, 14AH, 18AH, 1CAH, (CH1~CH8) 20AH, 24AH, 28AH, 2CAH, 30AH, 34AH, 38AH, 3CAH, (CH9~CH16) 40AH, 44AH, 48AH, 4CAH, 50AH, 54AH, 58AH, 5CAH, (CH17~CH24) 60AH, 64AH, 68AH, 6CAH, (CH25~CH28) 7CAH (CH0) Type: Read / Write Default Value: 47H 7 RCKH 6 RHZ 5 R_OFF 4 R120IN 3 R_SING 2 R_TERM2 1 R_TERM1 0 R_TERM0 Bit Name Description 7 RCKH 6 RHZ 5 R_OFF 4 R120IN 3 R_SING 2-0 R_TERM[2:0] This bit determines the output on RCLKn when LLOS is detected. This bit is valid only when LLOS is detected and the AIS and pattern generation is disabled in the receive path. 0: XCLK. (default) 1: High level. This bit determines the output of all receive system interfaced pins (including RDn, RDPn, RDNn, RMFn and RCLKn) when the corresponding receiver is powered down. 0: Low level. 1: High-Z. (default) This bit determines whether the receiver is powered down. 0: Normal operation. (default) 1: Power down. This bit is valid only when the receive line interface is in Receive Differential mode and per-channel internal impedance matching configuration is enabled. This bit selects the internal impedance matching mode. 0: Partially Internal Impedance Matching mode. An internal programmable resistor (IM) and a value-fixed external resistor (Rr) are used. (default) 1: Fully Internal Impedance Matching mode. Only an internal programmable resistor (IM) is used. This bit determines the receive line interface. 0: Receive Differential line interface. Both RTIPn and RRINGn are used to receive signal from the line side. (default) 1: Receive Single Ended line interface. Only RTIPn is used to receive signal. RRINGn should be left open. These bits are valid only when impedance matching is configured on a per-channel basis. These bits select the impedance matching mode of the receive path to match the cable impedance. In Receive Differential mode: 000: The 100 internal impedance matching is selected for T1 100 twisted pair cable. 001: The 110 internal impedance matching is selected for J1 110 twisted pair cable. 010: The 120 internal impedance matching is selected for E1 120 twisted pair cable. 011: The 75 internal impedance matching is selected for E1 75 coaxial cable. 1XX: External impedance matching is selected for T1 100 , J1 110 , E1 120 twisted pair cable and E1 75 coaxial cable. In Receive Single Ended mode, only External Impedance Matching is supported and the setting of these bits is a don't-care. (default) Programming Information 96 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT RCF1 - Receive Configuration Register 1 Address: 00BH, 04BH, 08BH, 0CBH, 10BH, 14BH, 18BH, 1CBH, (CH1~CH8) 20BH, 24BH, 28BH, 2CBH, 30BH, 34BH, 38BH, 3CBH, (CH9~CH16) 40BH, 44BH, 48BH, 4CBH, 50BH, 54BH, 58BH, 5CBH, (CH17~CH24) 60BH, 64BH, 68BH, 6CBH, (CH25~CH28) 7CBH (CH0) Type: Read / Write Default Value: 01H 7 RMF_DEF2 6 RMF_DEF1 5 RMF_DEF0 4 RCK_ES 3 RD_INV 2 R_CODE 1 R_MD1 0 R_MD0 Bit Name Description 7-5 4 3 2 1-0 RMF_DEF[2:0] These bits are valid only in Receive Single Rail NRZ Format mode and Receive Dual Rail Sliced mode. They determine the output on the RMFn pin. 000: PRBS/ARB indication when the PRBS/ARB detection is switched to the receive path. Or reserved when the PRBS/ARB detection is switched to the transmit path. (default) 001: LAIS indication. 010: XOR data of positive and negative sliced data. 011: Recovered clock (RCLK). 100: LEXZ indication. 101: LBPV indication. 110: LEXZ + LBPV indication. 111: LLOS indication. RCK_ES This bit selects the active edge of the RCLKn pin. 0: Rising edge. (default) 1: Falling edge. RD_INV This bit determines the active level on the RDn, RDPn and RDNn pins. 0: Active high. (default) 1: Active low. R_CODE This bit selects the line code rule for the receive path. 0: B8ZS (in T1/J1 mode) / HDB3 (in E1 mode). (default) 1: AMI. R_MD[1:0] These bits determines the receive system interface. 00: Receive Single Rail NRZ Format system interface. The data is output on RDn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) recovered clock is output on RCLKn. 01: Receive Dual Rail NRZ Format system interface. The data is output on RDPn and RDNn in NRZ format and a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) recovered clock is output on RCLKn. (default) 10: Receive Dual Rail RZ Format system interface. The data is output on RDPn and RDNn in RZ format and a 1.544 MHz (in T1/ J1 mode) or 2.048 MHz (in E1 mode) recovered clock is output on RCLKn. 11: Receive Dual Rail Sliced system interface. The data is output on RDPn and RDNn in RZ format directly after passing through the Slicer. Programming Information 97 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT RCF2 - Receive Configuration Register 2 Address: 00CH, 04CH, 08CH, 0CCH, 10CH, 14CH, 18CH, 1CCH, (CH1~CH8) 20CH, 24CH, 28CH, 2CCH, 30CH, 34CH, 38CH, 3CCH, (CH9~CH16) 40CH, 44CH, 48CH, 4CCH, 50CH, 54CH, 58CH, 5CCH, (CH17~CH24) 60CH, 64CH, 68CH, 6CCH, (CH25~CH28) 7CCH (CH0) Type: Read / Write Default Value: 00H 7 6 5 4 3 2 1 MG1 0 MG0 Bit Name Description 7-2 1-0 MG[1:0] Reserved. These bits select the Monitor Gain. 00: 0 dB. (default) 01: 20 dB. 10: 26 dB. 11: 32 dB. Programming Information 98 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT LOS - LOS Configuration Register Address: 00DH, 04DH, 08DH, 0CDH, 10DH, 14DH, 18DH, 1CDH, (CH1~CH8) 20DH, 24DH, 28DH, 2CDH, 30DH, 34DH, 38DH, 3CDH, (CH9~CH16) 40DH, 44DH, 48DH, 4CDH, 50DH, 54DH, 58DH, 5CDH, (CH17~CH24) 60DH, 64DH, 68DH, 6CDH, (CH25~CH28) 7CDH (CH0) Type: Read / Write Default Value: 15H 7 LAC 6 ALOS2 5 ALOS1 4 ALOS0 3 TALOS1 2 TALOS0 1 TDLOS1 0 TDLOS0 Bit Name Description 7 LAC 6-4 ALOS[2:0] This bit selects the LLOS, SLOS and AIS criteria. 0: T1.231 (in T1/J1 mode) / G.775 (in E1 mode). (default) 1: I.431 (in T1/J1 mode) / ETSI 300233 & I.431 (in E1 mode). These bits select the amplitude threshold (Q). When the amplitude of the data is less than Q Vpp for N consecutive pulse intervals, LLOS is declared. The consecutive pulse intervals (N) are determined by the LAC bit (b7, LOS,...). The ALOS[2:0] settings for Normal Receive mode and Line Monitor mode are different. Refer to below tables. ALOS[2:0] Setting in Normal Receive Mode ALOS[2:0] Q (Vpp) vs. 6.0 Vpp (dB) vs. 4.74 Vpp (dB) 000 001 (default) 010 011 100 101 110 111 0.5 0.7 0.9 1.2 1.4 1.6 1.8 2.0 21.58 18.66 16.48 13.98 12.64 11.48 10.46 9.54 19.54 16.61 14.43 11.93 10.59 9.43 8.41 7.49 ALOS[2:0] Setting in Line Monitor Mode ALOS[2:0] Q (Vpp) vs. 6.0 Vpp (dB) vs. 4.74 Vpp (dB) 000 001 (default) 010 011 1xx 1.0 1.4 1.8 2.2 15.56 12.64 10.46 8.71 reserved. 13.52 10.59 8.41 6.67 Programming Information 99 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 3-2 TALOS[1:0] 1-0 TDLOS[1:0] These bits select the amplitude threshold. When the amplitude of the data is less than the threshold for a certain period, TLOS is declared. The period is determined by the TDLOS bits (b1~0, LOS,...). When the amplitude of a pulse is above the threshold, TLOS is cleared. For Differential line interface: 00: 1.2 Vp. 01: 0.9 Vp. (default) 10: 0.6 Vp. 11: 0.4 Vp. For Single Ended line interface: 00: 0.61 Vp. 01: 0.48 Vp. (default) 10: 0.32 Vp. 11: 0.24 Vp. These bits select the period. When the amplitude of the data is less than a certain voltage for the period, TLOS is declared. The voltage is determined by the TALOS bits (b3~2, LOS,...). 00: 16-pulse. 01: 32-pulse. (default) 1X: 64-pulse. Programming Information 100 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT ERR - Error Detection & Insertion Control Register Address: 00EH, 04EH, 08EH, 0CEH, 10EH, 14EH, 18EH, 1CEH, (CH1~CH8) 20EH, 24EH, 28EH, 2CEH, 30EH, 34EH, 38EH, 3CEH, (CH9~CH16) 40EH, 44EH, 48EH, 4CEH, 50EH, 54EH, 58EH, 5CEH, (CH17~CH24) 60EH, 64EH, 68EH, 6CEH, (CH25~CH28) 7CEH (CH0) Type: Read / Write Default Value: 00H 7 EXZ_DEF 6 BPV_INS 5 ERR_INS 4 CNT_SEL2 3 CNT_SEL1 2 CNT_SEL0 1 CNT_MD 0 CNT_STOP Bit Name Description 7 6 5 4-2 1 0 This bit selects the EXZ definition standard. 0: ANSI. (default) 1: FCC. BPV_INS This bit controls whether to insert a bipolar violation (BPV) to the transmit path. Writing `1' to this bit will insert a BPV on the next available mark in the data stream to be transmitted. This bit is cleared once the BPV insertion is completed. ERR_INS This bit controls whether to insert a single bit error to the generated PRBS/ARB pattern. A transition from `0' to `1' on this bit will insert a single bit error to the generated PRBS/ARB pattern. This bit is cleared once the single bit error insertion is completed. CNT_SEL[2:0] These bits select what kind of error to be counted by the internal Error Counter. 000: Disable. (default) 001: LBPV. 010: LEXZ. 011: LBPV + LEXZ. 100: SBPV. 101: SEXZ. 110: SBPV + SEXZ. 111: PRBS/ARB error. CNT_MD This bit determines whether the ERRCH & ERRCL registers are updated automatically or manually. 0: Manually by setting the CNT_STOP bit (b0, ERR,...). (default) 1: Every-one second automatically. CNT_STOP This bit is valid only when the CNT_MD bit (b1, ERR,...) is `0'. A transition from `0' to `1' on this bit updates the ERRCH & ERRCL registers. This bit must be cleared before the next round. EXZ_DEF Programming Information 101 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT AISG - AIS Generation Control Register Address: 00FH, 04FH, 08FH, 0CFH, 10FH, 14FH, 18FH, 1CFH, (CH1~CH8) 20FH, 24FH, 28FH, 2CFH, 30FH, 34FH, 38FH, 3CFH, (CH9~CH16) 40FH, 44FH, 48FH, 4CFH, 50FH, 54FH, 58FH, 5CFH, (CH17~CH24) 60FH, 64FH, 68FH, 6CFH, (CH25~CH28) 7CFH (CH0) Type: Read / Write Default Value: 00H 7 6 5 4 3 ASAIS_SLOS 2 ASAIS_LLOS 1 ALAIS_SLOS 0 ALAIS_LLOS Bit Name Description 7-4 3 ASAIS_SLOS 2 ASAIS_LLOS 1 ALAIS_SLOS 0 ALAIS_LLOS Reserved. This bit controls the AIS generation in the receive path once SLOS is detected. 0: Disable. (default) 1: Enable. This bit controls the AIS generation in the receive path once LLOS is detected. 0: Disable. (default) 1: Enable. This bit controls the AIS generation in the transmit path once SLOS is detected. 0: Disable. (default) 1: Enable. This bit controls the AIS generation in the transmit path once LLOS is detected. 0: Disable. (default) 1: Enable. Programming Information 102 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT PG - Pattern Generation Control Register Address: 010H, 050H, 090H, 0D0H, 110H, 150H, 190H, 1D0H, (CH1~CH8) 210H, 250H, 290H, 2D0H, 310H, 350H, 390H, 3D0H, (CH9~CH16) 410H, 450H, 490H, 4D0H, 510H, 550H, 590H, 5D0H, (CH17~CH24) 610H, 650H, 690H, 6D0H, (CH25~CH28) 7D0H (CH0) Type: Read / Write Default Value: 00H 7 6 PG_CK 5 PG_EN1 4 PG_EN0 3 PG_POS 2 PAG_INV 1 PRBG_SEL1 0 PRBG_SEL0 Bit Name Description 7 6 5-4 3 2 1-0 Reserved. This bit selects the reference clock when the pattern (including PRBS, ARB & IB) is generated. When the pattern is generated in the receive path: 0: XCLK. (default) 1: Recovered clock from the received signal. When the pattern is generated in the transmit path: 0: XCLK. (default) 1: Transmit clock, i.e., the clock input on TCLKn (in Transmit Single Rail NRZ Format mode and in Transmit Dual Rail NRZ Format mode) or the clock recovered from the data input on TDPn and TDNn (in Transmit Dual Rail RZ Format mode) PG_EN[1:0] These bits select the pattern to be generated. 00: Disable. (default) 01: PRBS. 10: ARB. 11: IB. PG_POS This bit selects the pattern (including PRBS, ARB & IB) generation direction. 0: Transmit path. (default) 1: Receive path. PAG_INV This bit controls whether to invert the generated PRBS/ARB pattern. 0: Normal. (default) 1: Invert. PRBG_SEL[1:0] These bits are valid only when the PRBS pattern is generated. They select the PRBS pattern. 00: 220 - 1 QRSS. (default) 01: 215 - 1 PRBS. 1X: 211 - 1 PRBS. PG_CK Programming Information 103 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT PD - Pattern Detection Control Register Address: 011H, 051H, 091H, 0D1H, 111H, 151H, 191H, 1D1H, (CH1~CH8) 211H, 251H, 291H, 2D1H, 311H, 351H, 391H, 3D1H, (CH9~CH16) 411H, 451H, 491H, 4D11H, 511H, 551H, 591H, 5D1H, (CH17~CH24) 611H, 651H, 691H, 6D1H, (CH25~CH28) 7D1H (CH0) Type: Read / Write Default Value: 03H 7 6 5 4 3 PD_POS 2 PAD_INV 1 PAD_SEL1 0 PAD_SEL0 Bit Name Description 7-4 3 2 1-0 Reserved. This bit selects the pattern (including PRBS, ARB & IB) detection direction. 0: Receive path. (default) 1: Transmit path. PAD_INV This bit controls whether to invert the data before PRBS/ARB detection. 0: Normal. (default) 1: Invert. PAD_SEL[1:0] These bits select the desired PRBS/ARB pattern to be detected. 00: 220 - 1 QRSS. 01: 215 - 1 PRBS. 10: 211 - 1 PRBS. 11: ARB. (default) PD_POS Programming Information 104 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT ARBL - Arbitrary Pattern Generation / Detection Low-Byte Register Address: 012H, 052H, 092H, 0D2H, 112H, 152H, 192H, 1D2H, (CH1~CH8) 212H, 252H, 292H, 2D2H, 312H, 352H, 392H, 3D2H, (CH9~CH16) 412H, 452H, 492H, 4D2H, 512H, 552H, 592H, 5D2H, (CH17~CH24) 612H, 652H, 692H, 6D2H, (CH25~CH28) 7D2H (CH0) Type: Read / Write Default Value: 55H 7 ARB7 6 ARB6 5 ARB5 4 ARB4 3 ARB3 2 ARB2 1 ARB1 0 ARB0 Bit Name Description 7-0 ARB[7:0] These bits, together with the ARB[23:8] bits, define the ARB pattern to be generated or detected. The ARB23 bit is the first bit to be generated or detected and the ARB0 bit is the last bit to be generated or detected. ARBM - Arbitrary Pattern Generation / Detection Middle-Byte Register Address: 013H, 053H, 093H, 0D3H, 113H, 153H, 193H, 1D3H, (CH1~CH8) 213H, 253H, 293H, 2D3H, 313H, 353H, 393H, 3D3H, (CH9~CH16) 413H, 453H, 493H, 4D3H, 513H, 553H, 593H, 5D3H, (CH17~CH24) 613H, 653H, 693H, 6D3H, (CH25~CH28) 7D3H (CH0) Type: Read / Write Default Value: 55H 7 ARB15 6 ARB14 5 ARB13 4 ARB12 3 ARB11 2 ARB10 1 ARB9 0 ARB8 Bit Name Description 7-0 ARB[15:8] (Refer to the description of the ARBL register.) ARBH - Arbitrary Pattern Generation / Detection High-Byte Register Address: 014H, 054H, 094H, 0D4H, 114H, 154H, 194H, 1D4H, (CH1~CH8) 214H, 254H, 294H, 2D4H, 314H, 354H, 394H, 3D4H, (CH9~CH16) 414H, 454H, 494H, 4D4H, 514H, 554H, 594H, 5D4H, (CH17~CH24) 614H, 654H, 694H, 6D4H, (CH25~CH28) 7D4H (CH0) Type: Read / Write Default Value: 55H 7 ARB23 6 ARB22 5 ARB21 4 ARB20 3 ARB19 2 ARB18 1 ARB17 0 ARB16 Bit Name Description 7-0 ARB[23:16] (Refer to the description of the ARBL register.) Programming Information 105 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT IBL - Inband Loopback Control Register Address: 015H, 055H, 095H, 0D5H, 115H, 155H, 195H, 1D5H, (CH1~CH8) 215H, 255H, 295H, 2D5H, 315H, 355H, 395H, 3D5H, (CH9~CH16) 415H, 455H, 495H, 4D5H, 515H, 555H, 595H, 5D5H, (CH17~CH24) 615H, 655H, 695H, 6D5H, (CH25~CH28) 7D5H (CH0) Type: Read / Write Default Value: 01H 7 6 5 IBGL1 4 IBGL0 3 IBAL1 2 IBAL0 1 IBDL1 0 IBDL0 Bit Name Description 7-6 5-4 IBGL[1:0] 3-2 IBAL[1:0] 1-0 IBDL[1:0] Reserved. These bits define the length of the valid IB generation code programmed in the IBG[7:0] bits (b7~0, IBG,...). 00: 5-bit long in the IBG[4:0] bits (b4~0, IBG,...). (default) 01: 6-bit long in the IBG[5:0] bits (b5~0, IBG,...). 10: 7-bit long in the IBG[6:0] bits (b6~0, IBG,...). 11: 8-bit long in the IBG[7:0] bits (b7~0, IBG,...). These bits define the length of the valid target activate IB detection code programmed in the IBA[7:0] bits (b7~0, IBDA,...). 00: 5-bit long in the IBA[4:0] bits (b4~0, IBDA,...). (default) 01: 6-bit long in the IBA[5:0] bits (b5~0, IBDA,...). 10: 7-bit long in the IBA[6:0] bits (b6~0, IBDA,...). 11: 8-bit long in the IBA[7:0] bits (b7~0, IBDA,...). These bits define the length of the valid target deactivate IB detection code programmed in the IBD[7:0] bits (b7~0, IBDD,...). 00: 5-bit long in the IBD[4:0] bits (b4~0, IBDD,...). 01: 6-bit long in the IBD[5:0] bits (b5~0, IBDD,...). (default) 10: 7-bit long in the IBD[6:0] bits (b6~0, IBDD,...). 11: 8-bit long in the IBD[7:0] bits (b7~0, IBDD,...). IBG - Inband Loopback Generation Code Definition Register Address: 016H, 056H, 096H, 0D6H, 116H, 156H, 196H, 1D6H, (CH1~CH8) 216H, 256H, 296H, 2D6H, 316H, 356H, 396H, 3D6H, (CH9~CH16) 416H, 456H, 496H, 4D6H, 516H, 556H, 596H, 5D6H, (CH17~CH24) 616H, 656H, 696H, 6D6H, (CH25~CH28) 7D6H (CH0) Type: Read / Write Default Value: 01H 7 IBG7 6 IBG6 5 IBG5 4 IBG4 3 IBG3 2 IBG2 1 IBG1 0 IBG0 Bit Name Description 7-0 IBG[7:0] The IBG[X:0] bits define the content of the IB generation code. The `X' is determined by the IBGL[1:0] bits (b5~4, IBL,...). The IBG0 bit is the last bit to be generated. The code is generated repeatedly until the IB generation is stopped. Programming Information 106 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT IBDA - Inband Loopback Detection Target Activate Code Definition Register Address: 017H, 057H, 097H, 0D7H, 117H, 157H, 197H, 1D7H, (CH1~CH8) 217H, 257H, 297H, 2D7H, 317H, 357H, 397H, 3D7H, (CH9~CH16) 417H, 457H, 497H, 4D7H, 517H, 557H, 597H, 5D7H, (CH17~CH24) 617H, 657H, 697H, 6D7H, (CH25~CH28) 7D7H (CH0) Type: Read / Write Default Value: 01H 7 IBA7 6 IBA6 5 IBA5 4 IBA4 3 IBA3 2 IBA2 1 IBA1 0 IBA0 Bit Name Description 7-0 IBA[7:0] The IBA[X:0] bits define the content of the target activate IB detection code. The `X' is determined by the IBAL[1:0] bits (b3~2, IBL,...). The IBA0 bit is the last bit to be detected. IBDD - Inband Loopback Detection Target Deactivate Code Definition Register Address: 018H, 058H, 098H, 0D8H, 118H, 158H, 198H, 1D8H, (CH1~CH8) 218H, 258H, 298H, 2D8H, 318H, 358H, 398H, 3D8H, (CH9~CH16) 418H, 458H, 498H, 4D8H, 518H, 558H, 598H, 5D8H, (CH17~CH24) 618H, 658H, 698H, 6D8H, (CH25~CH28) 7D8H (CH0) Type: Read / Write Default Value: 09H 7 IBD7 6 IBD6 5 IBD5 4 IBD4 3 IBD3 2 IBD2 1 IBD1 0 IBD0 Bit Name Description 7-0 IBD[7:0] The IBD[X:0] bits define the content of the target deactivate IB detection code. The `X' is determined by the IBDL[1:0] bits (b1~0, IBL,...). The IBD0 bit is the last bit to be detected. Programming Information 107 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT LOOP - Loopback Control Register Address: 019H, 059H, 099H, 0D9H, 119H, 159H, 199H, 1D9H, (CH1~CH8) 219H, 259H, 299H, 2D9H, 319H, 359H, 399H, 3D9H, (CH9~CH16) 419H, 459H, 499H, 4D9H, 519H, 559H, 599H, 5D9H, (CH17~CH24) 619H, 659H, 699H, 6D9H, (CH25~CH28) 7D9H (CH0) Type: Read / Write Default Value: 00H 7 6 5 4 3 AUTOLP 2 DLP 1 RLP 0 ALP Bit Name Description 7-4 3 AUTOLP 2 DLP 1 RLP 0 ALP Reserved. This bit determines whether automatic Digital/Remote Loopback is enabled. 0: Automatic Digital/Remote Loopback is disabled. (default) 1: Automatic Digital/Remote Loopback is enabled. The corresponding channel will enter Digital/Remote Loopback when the activate IB code is detected in the transmit/receive path for more than 5.1 sec.; and will return from Digital/Remote Loopback when the deactivate IB code is detected in the transmit/receive path for more than 5.1 sec. This bit controls whether Digital Loopback is enabled. 0: Disable. (default) 1: Enable. This bit controls whether Remote Loopback is enabled. 0: Disable. (default) 1: Enable. This bit controls whether Analog Loopback is enabled. 0: Disable. (default) 1: Enable. Programming Information 108 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTES - Interrupt Trigger Edges Select Register Address: 01AH, 05AH, 09AH, 0DAH, 11AH, 15AH, 19AH, 1DAH, (CH1~CH8) 21AH, 25AH, 29AH, 2DAH, 31AH, 35AH, 39AH, 3DAH, (CH9~CH16) 41AH, 45AH, 49AH, 4DAH, 51AH, 55AH, 59AH, 5DAH, (CH17~CH24) 61AH, 65AH, 69AH, 6DAH, (CH25~CH28) 7DAH (CH0) Type: Read / Write Default Value: 00H 7 6 AIS_IES 5 PA_IES 4 TOC_IES 3 TCKLOS_IES 2 TLOS_IES 1 LOS_IES 0 IB_IES Bit Name Description 7 6 AIS_IES 5 PA_IES 4 TOC_IES 3 TCKLOS_IES 2 TLOS_IES 1 LOS_IES 0 IB_IES Reserved. This bit selects the transition edge of the LAIS_S bit (b6, STAT1,...) and the SAIS_S bit (b7, STAT1,...). 0: A transition from `0' to `1' on the LAIS_S bit (b6, STAT1,...) / the SAIS_S bit (b7, STAT1,...) will set the LAIS_IS bit (b6, INTS1,...) / the SAIS_IS bit (b7, INTS1,...) to `1' respectively. (default) 1: Any transition from `0' to `1' or from `1' to `0' on the LAIS_S bit (b6, STAT1,...) / the SAIS_S bit (b7, STAT1,...) will set the LAIS_IS bit (b6, INTS1,...) / the SAIS_IS bit (b7, INTS1,...) to `1' respectively. This bit selects the transition edge of the PA_S bit (b5, STAT1,...). 0: A transition from `0' to `1' on the PA_S bit (b5, STAT1,...) will set the PA_IS bit (b5, INTS1,...) to `1'. (default) 1: Any transition from `0' to `1' or from `1' to `0' on the PA_S bit (b5, STAT1,...) will set the PA_IS bit (b5, INTS1,...) to `1'. This bit selects the transition edge of the TOC_S bit (b4, STAT0,...). 0: A transition from `0' to `1' on the TOC_S bit (b4, STAT0,...) will set the TOC_IS bit (b4, INTS0,...) to `1'. (default) 1: Any transition from `0' to `1' or from `1' to `0' on the TOC_S bit (b4, STAT0,...) will set the TOC_IS bit (b4, INTS0,...) to `1'. This bit selects the transition edge of the TCKLOS_S bit (b3, STAT0,...). 0: A transition from `0' to `1' on the TCKLOS_S bit (b3, STAT0,...) will set the TCKLOS_IS bit (b3, INTS0,...) to `1'. (default) 1: Any transition from `0' to `1' or from `1' to `0' on the TCKLOS_S bit (b3, STAT0,...) will set the TCKLOS_IS bit (b3, INTS0,...) to `1'. This bit selects the transition edge of the TLOS_S bit (b2, STAT0,...). 0: A transition from `0' to `1' on the TLOS_S bit (b2, STAT0,...) will set the TLOS_IS bit (b2, INTS0,...) to `1'. (default) 1: Any transition from `0' to `1' or from `1' to `0' on the TLOS_S bit (b2, STAT0,...) will set the TLOS_IS bit (b2, INTS0,...) to `1'. This bit selects the transition edge of the LLOS_S bit (b0, STAT0,...) and the SLOS_S bit (b1, STAT0,...). 0: A transition from `0' to `1' on the LLOS_S bit (b0, STAT0,...) / the SLOS_S bit (b1, STAT0,...) will set the LLOS_IS bit (b0, INTS0,...) / the SLOS_IS bit (b1, INTS0,...) to `1' respectively. (default) 1: Any transition from `0' to `1' or from `1' to `0' on the LLOS_S bit (b0, STAT0,...) / the SLOS_S bit (b1, STAT0,...) will set the LLOS_IS bit (b0, INTS0,...) / the SLOS_IS bit (b1, INTS0,...) to `1' respectively. This bit selects the transition edge of the IBA_S bit (b1, STAT1,...) and the IBD_S bit (b0, STAT1,...). 0: A transition from `0' to `1' on the IBA_S bit (b1, STAT1,...) / the IBD_S bit (b0, STAT1,...) will set the IBA_IS bit (b1, INTS1,...) / the IBD_IS bit (b0, INTS1,...) to `1' respectively. (default) 1: Any transition from `0' to `1' or from `1' to `0' on the IBA_S bit (b1, STAT1,...) / the IBD_S bit (b0, STAT1,...) will set the IBA_IS bit (b1, INTS1,...) / the IBD_IS bit (b0, INTS1,...) to `1' respectively. Programming Information 109 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTM0 - Interrupt Mask Register 0 Address: 01BH, 05BH, 09BH, 0DBH, 11BH, 15BH, 19BH, 1DBH, (CH1~CH8) 21BH, 25BH, 29BH, 2DBH, 31BH, 35BH, 39BH, 3DBH, (CH9~CH16) 41BH, 45BH, 49BH, 4DBH, 51BH, 55BH, 59BH, 5DBH, (CH17~CH24) 61BH, 65BH, 69BH, 6DBH, (CH25~CH28) 7DBH (CH0) Type: Read / Write Default Value: FFH 7 DAC_IM 6 TJA_IM 5 RJA_IM 4 TOC_IM 3 TCKLOS_IM 2 TLOS_IM 1 SLOS_IM 0 LLOS_IM Bit Name Description 7 DAC_IM 6 TJA_IM 5 RJA_IM 4 TOC_IM 3 TCKLOS_IM 2 TLOS_IM 1 SLOS_IM 0 LLOS_IM This bit is the waveform amplitude overflow interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the TJA FIFO overflow and underflow interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the RJA FIFO overflow and underflow interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the Line Driver TOC interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the TCLKn missing interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the TLOS interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the SLOS interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the LLOS interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) Programming Information 110 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTM1 - Interrupt Mask Register 1 Address: 01CH, 05CH, 09CH, 0DCH, 11CH, 15CH, 19CH, 1DCH, (CH1~CH8) 21CH, 25CH, 29CH, 2DCH, 31CH, 35CH, 39CH, 3DCH, (CH9~CH16) 41CH, 45CH, 49CH, 4DCH, 51CH, 55CH, 59CH, 5DCH, (CH17~CH24) 61CH, 65CH, 69CH, 6DCH, (CH25~CH28) 7DCH (CH0) Type: Read / Write Default Value: EFH 7 SAIS_IM 6 LAIS_IM 5 PA_IM 4 3 2 1 IBA_IM 0 IBD_IM Bit Name Description 7 SAIS_IM 6 LAIS_IM 5 PA_IM 4-2 1 IBA_IM 0 IBD_IM This bit is the SAIS interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the LAIS interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the PRBS/ARB pattern synchronization interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) Reserved. This bit is the activate IB code interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the deactivate IB code interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) Programming Information 111 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTM2 - Interrupt Mask Register 2 Address: 01DH, 05DH, 09DH, 0DDH, 11DH, 15DH, 19DH, 1DDH, (CH1~CH8) 21DH, 25DH, 29DH, 2DDH, 31DH, 35DH, 39DH, 3DDH, (CH9~CH16) 41DH, 45DH, 49DH, 4DDH, 51DH, 55DH, 59DH, 5DDH, (CH17~CH24) 61DH, 65DH, 69DH, 6DDH, (CH25~CH28) 7DDH (CH0) Type: Read / Write Default Value: 3FH 7 6 5 SBPV_IM 4 LBPV_IM 3 SEXZ_IM 2 LEXZ_IM 1 ERR_IM 0 CNTOV_IM Bit Name Description 7-6 5 SBPV_IM 4 LBPV_IM 3 SEXZ_IM 2 LEXZ_IM 1 ERR_IM 0 CNTOV_IM Reserved. This bit is the SBPV interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the LBPV interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the SEXZ interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the LEXZ interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the PRBS/ARB error interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) This bit is the ERRCH and ERRCL registers overflow interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default) Programming Information 112 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT STAT0 - Status Register 0 Address: 01EH, 05EH, 09EH, 0DEH, 11EH, 15EH, 19EH, 1DEH, (CH1~CH8) 21EH, 25EH, 29EH, 2DEH, 31EH, 35EH, 39EH, 3DEH, (CH9~CH16) 41EH, 45EH, 49EH, 4DEH, 51EH, 55EH, 59EH, 5DEH, (CH17~CH24) 61EH, 65EH, 69EH, 6DEH, (CH25~CH28) 7DEH (CH0) Type: Read Default Value: 00H 7 AUTOLP_S 6 5 4 TOC_S 3 TCKLOS_S 2 TLOS_S 1 SLOS_S 0 LLOS_S Bit Name Description 7 AUTOLP_S 6-5 4 TOC_S 3 TCKLOS_S 2 TLOS_S 1 SLOS_S 0 LLOS_S This bit indicates the automatic Digital/Remote Loopback status. 0: Out of automatic Digital/Remote Loopback. (default) 1: In automatic Digital/Remote Loopback. Reserved. This bit indicates the TOC status. 0: No TOC is detected. (default) 1: TOC is detected. This bit indicates the TCLKn missing status. 0: TCLKn is not missing. (default) 1: TCLKn is missing. This bit indicates the TLOS status. 0: No TLOS is detected. (default) 1: TLOS is detected. This bit indicates the SLOS status. 0: No SLOS is detected. (default) 1: SLOS is detected. This bit indicates the LLOS status. 0: No LLOS is detected. (default) 1: LLOS is detected. Programming Information 113 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT STAT1 - Status Register 1 Address: 01FH, 05FH, 09FH, 0DFH, 11FH, 15FH, 19FH, 1DFH, (CH1~CH8) 21FH, 25FH, 29FH, 2DFH, 31FH, 35FH, 39FH, 3DFH, (CH9~CH16) 41FH, 45FH, 49FH, 4DFH, 51FH, 55FH, 59FH, 5DFH, (CH17~CH24) 61FH, 65FH, 69FH, 6DFH, (CH25~CH28) 7DFH (CH0) Type: Read Default Value: 00H 7 SAIS_S 6 LAIS_S 5 PA_S 4 3 2 1 IBA_S 0 IBD_S Bit Name Description 7 SAIS_S 6 LAIS_S 5 PA_S 4-2 1 IBA_S 0 IBD_S This bit indicates the SAIS status. 0: No SAIS is detected. (default) 1: SAIS is detected. This bit indicates the LAIS status. 0: No LAIS is detected. (default) 1: LAIS is detected. This bit indicates the PRBS/ARB pattern synchronization status. 0: The PRBS/ARB pattern is out of synchronization. (default) 1: The PRBS/ARB pattern is in synchronization. Reserved. This bit indicates the activate IB code status. 0: No activate IB code is detected. (default) 1: Activate IB code is detected for more than 40 ms when the AUTOLP bit (b3, LOOP,...) is `0' or activate IB code is detected for more than 5.1 sec. when the AUTOLP bit (b3, LOOP,...) is `1'. This bit indicates the deactivate IB code status. 0: No deactivate IB code is detected. (default) 1: Deactivate IB code is detected for more than 40 ms (in T1/J1 mode) / 30 ms (in E1 mode) when the AUTOLP bit (b3, LOOP,...) is `0' or deactivate IB code is detected for more than 5.1 sec. when the AUTOLP bit (b3, LOOP,...) is `1'. Programming Information 114 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTS0 - Interrupt Status Register 0 Address: 020H, 060H, 0A0H, 0E0H, 120H, 160H, 1A0H, 1E0H, (CH1~CH8) 220H, 260H, 2A0H, 2E0H, 320H, 360H, 3A0H, 3E0H, (CH9~CH16) 420H, 460H, 4A0H, 4E0H, 520H, 560H, 5A0H, 5E0H, (CH17~CH24) 620H, 660H, 6A0H, 6E0H, (CH25~CH28) 7E0H (CH0) Type: Read / Write Default Value: 00H 7 DAC_IS 6 TJA_IS 5 RJA_IS 4 TOC_IS 3 TCKLOS_IS 2 TLOS_IS 1 SLOS_IS 0 LLOS_IS Bit Name Description 7 DAC_IS 6 TJA_IS 5 RJA_IS 4 TOC_IS 3 TCKLOS_IS 2 TLOS_IS 1 SLOS_IS 0 LLOS_IS This bit indicates the interrupt status of the waveform amplitude overflow. 0: No waveform amplitude overflow interrupt is generated; or a `1' is written to this bit. (default) 1: Waveform amplitude overflow interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the TJA FIFO overflow or underflow. 0: No TJA FIFO overflow or underflow interrupt is generated; or a `1' is written to this bit. (default) 1: TJA FIFO overflow or underflow interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the RJA FIFO overflow or underflow. 0: No RJA FIFO overflow or underflow interrupt is generated; or a `1' is written to this bit. (default) 1: RJA FIFO overflow or underflow interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the Line Driver TOC. 0: No TOC interrupt is generated; or a `1' is written to this bit. (default) 1: TOC interrupt is generated and is reported by the INT pin. When the TOC_IES bit (b4, INTES,...) is `0', a transition from `0' to `1' on the TOC_S bit (b4, STAT0,...) set this bit to `1'; when the TOC_IES bit (b4, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the TOC_S bit (b4, STAT0,...) set this bit to `1'. This bit indicates the interrupt status of the TCLKn missing. 0: No TCLKn missing interrupt is generated; or a `1' is written to this bit. (default) 1: TCLKn missing interrupt is generated and is reported by the INT pin. When the TCKLOS_IES bit (b3, INTES,...) is `0', a transition from `0' to `1' on the TCKLOS_S bit (b3, STAT0,...) set this bit to `1'; when the TCKLOS_IES bit (b3, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the TCKLOS_S bit (b3, STAT0,...) set this bit to `1'. This bit indicates the interrupt status of TLOS. 0: No TLOS interrupt is generated; or a `1' is written to this bit. (default) 1: TLOS interrupt is generated and is reported by the INT pin. When the TLOS_IES bit (b2, INTES,...) is `0', a transition from `0' to `1' on the TLOS_S bit (b2, STAT0,...) set this bit to `1'; when the TLOS_IES bit (b2, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the TLOS_S bit (b2, STAT0,...) set this bit to `1'. This bit indicates the interrupt status of the SLOS. 0: No SLOS interrupt is generated; or a `1' is written to this bit. (default) 1: SLOS interrupt is generated and is reported by the INT pin. When the LOS_IES bit (b1, INTES,...) is `0', a transition from `0' to `1' on the SLOS_S bit (b1, STAT0,...) set this bit to `1'; when the LOS_IES bit (b1, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the SLOS_S bit (b1, STAT0,...) set this bit to `1'. This bit indicates the interrupt status of the LLOS. 0: No LLOS interrupt is generated; or a `1' is written to this bit. (default) 1: LLOS interrupt is generated and is reported by the INT pin. When the LOS_IES bit (b1, INTES,...) is `0', a transition from `0' to `1' on the LLOS_S bit (b0, STAT0,...) set this bit to `1'; when the LOS_IES bit (b1, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the LLOS_S bit (b0, STAT0,...) set this bit to `1'. Programming Information 115 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTS1 - Interrupt Status Register 1 Address: 021H, 061H, 0A1H, 0E1H, 121H, 161H, 1A1H, 1E1H, (CH1~CH8) 221H, 261H, 2A1H, 2E1H, 321H, 361H, 3A1H, 3E1H, (CH9~CH16) 421H, 461H, 4A1H, 4E1H, 521H, 561H, 5A1H, 5E1H, (CH17~CH24) 621H, 661H, 6A1H, 6E1H, (CH25~CH28) 7E1H (CH0) Type: Read / Write Default Value: 00H 7 SAIS_IS 6 LAIS_IS 5 PA_IS 4 3 2 1 IBA_IS 0 IBD_IS Bit Name Description 7 SAIS_IS 6 LAIS_IS 5 PA_IS 4-2 1 IBA_IS 0 IBD_IS This bit indicates the interrupt status of the SAIS. 0: No SAIS interrupt is generated; or a `1' is written to this bit. (default) 1: SAIS interrupt is generated and is reported by the INT pin. When the AIS_IES bit (b6, INTES,...) is `0', a transition from `0' to `1' on the SAIS_S bit (b7, STAT1,...) set this bit to `1'; when the AIS_IES bit (b6, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the SAIS_S bit (b7, STAT1,...) set this bit to `1'. This bit indicates the interrupt status of the LAIS. 0: No LAIS interrupt is generated; or a `1' is written to this bit. (default) 1: LAIS interrupt is generated and is reported by the INT pin. When the AIS_IES bit (b6, INTES,...) is `0', a transition from `0' to `1' on the LAIS_S bit (b6, STAT1,...) set this bit to `1'; when the AIS_IES bit (b6, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the LAIS_S bit (b6, STAT1,...) set this bit to `1'. This bit indicates the interrupt status of the PRBS/ARB pattern synchronization. 0: No PRBS/ARB pattern synchronization interrupt is generated; or a `1' is written to this bit. (default) 1: PRBS/ARB pattern synchronization interrupt is generated and is reported by the INT pin. When the PA_IES bit (b5, INTES,...) is `0', a transition from `0' to `1' on the PA_S bit (b5, STAT1,...) set this bit to `1'; when the PA_IES bit (b5, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the PA_S bit (b5, STAT1,...) set this bit to `1'. Reserved. This bit indicates the interrupt status of the activate IB code. 0: No activate IB code interrupt is generated; or a `1' is written to this bit. (default) 1: Activate IB code interrupt is generated and is reported by the INT pin. When the IB_IES bit (b0, INTES,...) is `0', a transition from `0' to `1' on the IBA_S bit (b1, STAT1,...) set this bit to `1'; when the IB_IES bit (b0, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the IBA_S bit (b1, STAT1,...) set this bit to `1'. This bit indicates the interrupt status of the deactivate IB code. 0: No deactivate IB code interrupt is generated; or a `1' is written to this bit. (default) 1: Deactivate IB code interrupt is generated and is reported by the INT pin. When the IB_IES bit (b0, INTES,...) is `0', a transition from `0' to `1' on the IBD_S bit (b0, STAT1,...) set this bit to `1'; when the IB_IES bit (b0, INTES,...) is `1', any transition (from `0' to `1' or from `1' to `0') on the IBD_S bit (b0, STAT1,...) set this bit to `1'. Programming Information 116 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT INTS2 - Interrupt Status Register 2 Address: 022H, 062H, 0A2H, 0E2H, 122H, 162H, 1A2H, 1E2H, (CH1~CH8) 222H, 262H, 2A2H, 2E2H, 322H, 362H, 3A2H, 3E2H, (CH9~CH16) 422H, 462H, 4A2H, 4E2H, 522H, 562H, 5A2H, 5E2H, (CH17~CH24) 622H, 662H, 6A2H, 6E2H, (CH25~CH28) 7E2H (CH0) Type: Read / Write Default Value: 00H 7 6 5 SBPV_IS 4 LBPV_IS 3 SEXZ_IS 2 LEXZ_IS 1 ERR_IS 0 CNTOV_IS Bit Name Description 7-6 5 SBPV_IS 4 LBPV_IS 3 SEXZ_IS 2 LEXZ_IS 1 ERR_IS 0 CNTOV_IS Reserved. This bit indicates the interrupt status of the SBPV. 0: No SBPV interrupt is generated; or a `1' is written to this bit. (default) 1: SBPV interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the LBPV. 0: No LBPV interrupt is generated; or a `1' is written to this bit. (default) 1: LBPV interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the SEXZ. 0: No SEXZ interrupt is generated; or a `1' is written to this bit. (default) 1: SEXZ interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the LEXZ. 0: No LEXZ interrupt is generated; or a `1' is written to this bit. (default) 1: LEXZ interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the PRBS/ARB error. 0: No PRBS/ARB error interrupt is generated; or a `1' is written to this bit. (default) 1: PRBS/ARB error interrupt is generated and is reported by the INT pin. This bit indicates the interrupt status of the ERRCH and ERRCL registers overflow. 0: No ERRCH or ERRCL register overflow interrupt is generated; or a `1' is written to this bit. (default) 1: ERRCH and ERRCL registers overflow interrupt is generated and is reported by the INT pin. Programming Information 117 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT ERRCL - Error Counter Low-Byte Register Address: 023H, 063H, 0A3H, 0E3H, 123H, 163H, 1A3H, 1E3H, (CH1~CH8) 223H, 263H, 2A3H, 2E3H, 323H, 363H, 3A3H, 3E3H, (CH9~CH16) 423H, 463H, 4A3H, 4E3H, 523H, 563H, 5A3H, 5E3H, (CH17~CH24) 623H, 663H, 6A3H, 6E3H, (CH25~CH28) 7E3H (CH0) Type: Read Default Value: 00H 7 ERRC7 6 ERRC6 5 ERRC5 4 ERRC4 3 ERRC3 2 ERRC2 1 ERRC1 0 ERRC0 Bit Name Description 7-0 ERRC[7:0] These bits, together with the ERRC[15:8] bits, reflect the accumulated error number in the internal Error Counter. They are updated automatically or manually, as determined by the CNT_MD bit (b1, ERR,...). They should be read in the next round of error counting; otherwise, they will be overwritten. ERRCH - Error Counter High-Byte Register Address: 024H, 064H, 0A4H, 0E4H, 124H, 164H, 1A4H, 1E4H, (CH1~CH8) 224H, 264H, 2A4H, 2E4H, 324H, 364H, 3A4H, 3E4H, (CH9~CH16) 424H, 464H, 4A4H, 4E4H, 524H, 564H, 5A4H, 5E4H, (CH17~CH24) 624H, 664H, 6A4H, 6E4H, (CH25~CH28) 7E4H (CH0) Type: Read Default Value: 00H 7 ERRC15 6 ERRC14 5 ERRC13 4 ERRC12 3 ERRC11 2 ERRC10 1 ERRC9 0 ERRC8 Bit Name Description 7-0 ERRC[15:8] (Refer to the description of the ERRCL register.) Programming Information 118 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT JM - Jitter Measurement Configuration For Channel 0 Register Address: 7E5H Type: Read / Write Default Value: 00H 7 6 5 4 3 2 JM_STOP 1 JM_MD 0 JM_BW Bit Name Description 7-3 2 JM_STOP 1 JM_MD 0 JM_BW Reserved. This bit is valid only when the JM_MD bit (b1, JM) is `0'. A transition from `0' to `1' on this bit updates the JIT_PH, JIT_PL and JIT_NH, JIT_NL registers. This bit must be cleared before the next round. This bit selects the jitter measurement period. 0: The period is determined manually by setting the JM_STOP bit (b2, JM). (default) 1: The period is one second automatically. This bit selects the bandwidth of the measured jitter. 0: 10 Hz ~ 40 KHz (in T1/J1 mode) / 20 Hz ~ 100 KHz (in E1 mode). (default) 1: 8 KHz ~ 40 KHz (in T1/J1 mode) / 18 KHz ~ 100 KHz (in E1 mode). JIT_PL - Positive Peak Jitter Measurement Low-Byte Register Address: 7E6H Type: Read Default Value: 00H 7 JIT_P7 6 JIT_P6 5 JIT_P5 4 JIT_P4 3 JIT_P3 2 JIT_P2 1 JIT_P1 0 JIT_P0 Bit Name Description 7-0 JIT_P[7:0] These bits, together with the JIT_P[11:8] bits, reflect the greatest positive peak value of the demodulated jitter signal which is measured by channel 0. They are updated automatically or manually, as determined by the JM_MD bit (b1, JM). They should be read in the next round of jitter measurement; otherwise, they will be overwritten. The relationship between the greatest positive peak value and the indication in these bits is: Positive Peak = [JIT_PH, JIT_PL] / 16 (UIpp) JIT_PH - Positive Peak Jitter Measurement High-Byte Register Address: 7E7H Type: Read Default Value: 00H 7 6 5 4 3 JIT_P11 2 JIT_P10 1 JIT_P9 0 JIT_P8 Bit Name Description 7-4 3-0 JIT_P[11:8] Reserved. (Refer to the description of the JIT_PL register.) Programming Information 119 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT JIT_NL - Negative Peak Jitter Measurement Low-Byte Register Address: 7E8H Type: Read Default Value: 00H 7 JIT_N7 6 JIT_N6 5 JIT_N5 4 JIT_N4 3 JIT_N3 2 JIT_N2 1 JIT_N1 0 JIT_N0 Bit Name Description 7-0 JIT_N[7:0] These bits, together with the JIT_N[11:8] bits, reflect the greatest negative peak value of the demodulated jitter signal which is measured by channel 0. They are updated automatically or manually, as determined by the JM_MD bit (b1, JM). They should be read in the next round of jitter measurement; otherwise, they will be overwritten. The relationship between the greatest negative peak value and the indication in these bits is: Negative Peak = [JIT_NH, JIT_NL] / 16 (UIpp) JIT_NH - Negative Peak Jitter Measurement High-Byte Register Address: 7E9H Type: Read Default Value: 00H 7 6 5 4 3 JIT_N11 2 JIT_N10 1 JIT_N9 0 JIT_N8 Bit Name Description 7-4 3-0 JIT_N[11:8] Reserved. (Refer to the description of the JIT_NL register.) Programming Information 120 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 6 JTAG The IDT82P2828 supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards. The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. The control of the TAP is achieved through signals applied to the Test Mode Select (TMS) and Test Clock (TCK) input pins. Data is shifted into the registers via the Test Data Input (TDI) pin, and shifted out of the registers via the Test Data Output (TDO) pin. Both TDI and TDO are clocked at a rate determined by TCK. The JTAG boundary scan registers include BSR (Boundary Scan Register), DIR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. Refer to Figure-50 for architecture. BSR (Boundary Scan Register) DIR (Device Identification Register) TDI BR (Bypass Register) MUX MUX IR (Instruction Register) TDO TMS TRST TCK Control TAP (Test Access Port) Controller Select Output Enable Figure-50 JTAG Architecture 6.1 JTAG INSTRUCTION REGISTER (IR) 6.2.3 BOUNDARY SCAN REGISTER (BSR) The IR with instruction decode block is used to select the test to be executed or the data register to be accessed or both. The instructions include: EXTEST, SAMPLE/PRELOAD, IDCODE, BYPASS, CLAMP and HIGHZ. The bidirectional ports interface to 2 boundary scan cells: - In cell: The input cell is observable only. - Out cell: The output cell is controllable and observable. 6.3 TEST ACCESS PORT (TAP) CONTROLLER 6.2 6.2.1 JTAG DATA REGISTER DEVICE IDENTIFICATION REGISTER (IDR) The IDR can be set to define the Version, the Part Number, the Manufacturer Identity and a fixed bit. 6.2.2 BYPASS REGISTER (BYP) The BYP consists of a single bit. It can provide a serial path between the TDI input and the TDO output. Bypassing the BYR will reduce test access times. The TAP controller is a 16-state synchronous state machine. The states include: Test Logic Reset, Run-Test/Idle, Select-DR-Scan, Capture-DR, Shift-DR, Exit1-DR, Pause-DR, Exit2-DR, Update-DR, Select-IR-Scan, Capture-IR, Shift-IR, Exit1-IR, Pause-IR, Exit2-IR and Update-IR. Figure-51 shows the state diagram. Note that the figure contains two main branches to access either the data or instruction registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK. JTAG 121 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 1 Test-logic Reset 0 0 Run Test/Idle 1 Select-DR 0 1 Capture-DR 0 1 Select-IR 0 1 Capture-IR 0 1 0 Shift-DR 1 1 Exit1-DR 0 0 Pause-DR 1 0 Exit2-DR 1 Update-DR 1 0 0 Pause-IR 1 Exit2-IR 1 Update-IR 1 0 Exit1-IR 0 Shift-IR 1 0 1 0 Figure-51 JTAG State Diagram JTAG 122 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 7 THERMAL MANAGEMENT The device is designed to operate over the industry temperature range -40C ~ +85C. To ensure the functionality and reliability of the device, the maximum junction temperature, Tjmax, should not exceed 125C. In some applications, the device will consume more power and a thermal solution should be provided to ensure the junction temperature Tj does not exceed Tjmax. Below is a table listing thermal data for the IDT82P2828. Package 7.2 EXAMPLE OF JUNCTION TEMPERATURE CALCULATION Assume: TA = 85 C JA = 12.8 C/W (airflow: 1 m/s) P = 2.43 W (E1 120 , 100% ones, External Impedance matching) The junction temperature Tj can be calculated as follows: Tj = TA + P * JA = 85 C + 2.43 W X 12.8 C/W = 116.1 C The junction temperature of 116.1 C is below the maximum junction temperature of 125 C, so no extra heat enhancement is required. In some operation environments, the calculated junction temperature might exceed the maximum junction temperature of 125 C and an external thermal solution such as a heatsink is required. JC (C/W) 1 JB (C/W) 2 JA (C/W) 3 16.7 12.8 Airflow (m/s) 0 1 2 3 4 5 640-pin TEPBGA 4.90 8.50 11.3 10.5 10.1 9.9 7.3 HEATSINK EVALUATION Note: 1. Junction-to-Case Thermal Resistance 2. Junction-to-Board Thermal Resistance 3. Junction-to-Ambient Thermal Resistance A heatsink is expanding the surface area of the device to which it is attached. JA is now a combination of device case and heatsink thermal resistance, as the heat flowing from the die junction to ambient goes through the package and the heatsink. JA can be calculated as follows: Equation 2: JA = JC + HA Where: JC = Junction-to-Case (heatsink) Thermal Resistance HA = Heatsink-to-Ambient Thermal Resistance For the IDT82P2828, JC is 4.90 C/W. 7.1 JUNCTION TEMPERATURE Junction temperature Tj is the temperature of package typically at the geographical center of the chip where the device's electrical circuits are. It can be calculated as follows: Equation 1: Tj = TA + P * JA Where: JA = Junction-to-Ambient Thermal Resistance of the package Tj = Junction Temperature TA = Ambient Temperature P = Device Power Consumption HA determines which heatsink can be selected to ensure the junction temperature does not exceed Tjmax. According to Equation 1 and 2, the heatsink-to-ambient thermal resistance HA can be calculated as follows: Equation 3: HA = (Tj - TA) / P - JC Assume: Tj = 125 C (Tjmax) TA = 85 C P = 4.68 W (E1 75 , 100% ones, Fully Internal Impedance matching) JC = 4.90 C/W For the IDT82P2828, the above values are: JA = 16.7 C/W (when airflow rate is 0 m/s. See the above table ) Tjmax = 125 C TA = - 40 C ~ 85 C P = Refer to Section 8.3 Device Power Consumption and Dissipation (Typical) 1 The Heatsink-to-Ambient thermal resistance HA can be calculated as follows: HA = (125 C - 85 C ) / 4.68 W - 4.90 C/W = 3.65 C/W That is, if a heatsink whose heatsink-to-ambient thermal resistance HA is below or equal to 3.65 C/W is used in such operation environment, the junction temperature will not exceed the maximum junction temperature. Thermal Management 123 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8 8.1 PHYSICAL AND ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS Symbol Parameter Min Max Unit VDDD VDDA VDDIO VDDT0~28 VDDR0~28 Digital Core Power Supply Analog Core Power Supply I/O Power Supply Power Supply for Transmitter Driver Power Supply for Receiver Input Voltage, Any Digital Pin -0.5 -0.5 -0.5 -0.5 -0.5 GND - 0.5 GND - 0.5 2000 2.2 4.6 4.6 4.6 4.6 6 VDDR + 0.5 V V V V V V V V Vin Input Voltage, Any RTIP and RRING pin 1 ESD Voltage, Any Pin 2 Transient Latch-up Current, Any Pin 100 -10 10 100 2.4 4 125 -65 +150 mA mA mA W C C Iin Input Current, Any Digital Pin 3 DC Input Current, Any Analog Pin 3 Pd Tj Ts Maximum Power Dissipation in Package Junction Temperature Storage Temperature Note: 1. Reference to ground. 2. Human body model. 3. Constant input current. 4. If device power consumption exceeds this value, a heatsink must be used. Refer to Chapter 7 Thermal Management. Caution: Exceeding the above values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability. Physical And Electrical Specifications 124 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.2 RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Typ. Max Unit Top VDDIO VDDA VDDD VDDT VDDR VIL VIH Operating Temperature Range Digital I/O Power Supply Analog Core Power Supply Digital Core Power Supply Power Supply for Transmitter Driver Power Supply for Receiver Input Low Voltage Input High Voltage -40 3.13 3.13 1.71 3.13 3.13 -0.5 2.0 3.3 3.3 1.8 3.3 3.3 85 1 3.47 3.47 1.89 3.47 3.47 0.8 VDDIO+0.5 C V V V V V V V Note: 1. An external thermal solution such as heatsink may be required depending on the mode of operation. Refer to Chapter 7 Thermal Management. Physical And Electrical Specifications 125 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.3 DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL) 1 Total Consumption (W) Mode Parameter Total Device Power Dissipation (for Thermal Consideration, W) Fully Internal R120IN=1 3 Partially Internal R120IN=0 4 External 5 Per-Channel Power Down Saving (mW) 2 Fully Internal R120IN=1 3 Partially Internal R120IN=0 4 External 5 1.8 V E1/120 PRBS 100% ones E1/75 PRBS 100% ones T1/100 QRSS 100% ones J1/110 QRSS 100% ones 0.29 0.29 0.29 0.29 0.23 0.23 0.23 0.23 3.3 V 2.94 3.99 3.17 4.39 3.30 4.85 3.17 4.59 Total 3.23 4.28 3.46 4.68 3.52 5.09 3.40 4.82 3.23 4.28 3.46 4.68 3.52 5.09 3.40 4.82 2.48 3.18 2.99 4.00 2.77 3.99 2.66 3.73 1.97 2.43 1.98 2.49 2.63 3.78 2.59 3.63 80 130 90 150 100 160 100 150 60 90 60 120 80 120 70 110 40 70 50 80 60 90 60 90 Note: 1. Test conditions: VDDx (typical) at 25 C operating temperature (ambient). 2. The R_OFF bit (b5, RCF0,...) and T_OFF bit (b5, TCF0,...) are set to `1' to enable per-channel power down. 3. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to `1'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions. 4. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to `0'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions. 5. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set to `111' and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to `1xx'. For T1/J1 mode, as the transmitter External Impedance Matching mode is not supported, the transmitter is in Internal Impedance Matching mode and the receiver is in Internal Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set according to different cable conditions and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to `1xx'. Physical And Electrical Specifications 126 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.4 DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM) 1 Total Consumption (W) Mode Parameter Total Device Power Dissipation (for Thermal Consideration, W) Total Fully Internal R120IN=1 2 Partially Internal R120IN=0 3 External 4 1.89 V E1/120 PRBS 100% ones E1/75 PRBS 100% ones T1/100 QRSS 100% ones J1/110 QRSS 100% ones 0.32 0.34 0.34 0.34 0.26 0.26 0.26 0.26 3.47 V 3.14 4.23 3.37 4.65 3.54 5.10 3.37 4.86 3.47 4.57 3.71 4.99 3.80 5.37 3.63 5.12 3.47 4.57 3.71 4.99 3.80 5.37 3.63 5.12 2.72 3.47 3.24 4.31 3.06 4.27 2.89 4.03 2.21 2.72 2.23 2.80 2.91 4.06 2.82 3.93 Note: 1. Test conditions: VDDx (maximum) at 85 C operating temperature (ambient). 2. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to `1'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions. 3. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to `0'. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions. 4. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set to `111' and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to `1xx'. For T1/J1 mode, as the transmitter External Impedance Matching mode is not supported, the transmitter is in Internal Impedance Matching mode and the receiver is in Internal Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set according to different cable conditions and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to `1xx'. Physical And Electrical Specifications 127 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.5 D.C. CHARACTERISTICS @ TA = -40 to +85 C, VDDIO = 3.3 V 5%, VDDD = 1.8 V 5% Symbol Parameter Min Typ. Max Unit Test Conditions VOL VOH VT+ VTRpu IIL IIH Cin Cout Cout IZL ZOH Output Low Voltage Output High Voltage Schmitt Trigger Input Low to High Threshold Schmitt Trigger Input High to Low Threshold Internal Pull-up /Pull-down Resistor Input Low Current Input High Current Input Digital Pin Capacitance Output Load Capacitance Output Load Capacitance (bus pins) Leakage Current of Digital Output in High-Z mode Output High-Z on TTIPn, TRINGn pins -10 10 50 -1 -1 70 0 0 2.4 1.8 0.40 VDDIO V V V VDDIO = 3.13 V, IOL = 4 mA, 8 mA VDDIO = 3.13 V, IOH = 4 mA, 8 mA 0.7 115 +1 +1 10 50 100 10 V K A A pF pF pF A K GNDIO < VO < VDDIO VIL = GNDD VIH = VDDIO Physical And Electrical Specifications 128 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.6 E1 RECEIVER ELECTRICAL CHARACTERISTICS Parameter Min Typ. Max Unit Test Conditions Receiver Sensitivity of Receive Differential mode with Cable Loss @ 1024 KHz Receiver Sensitivity of Receive Single Ended mode with Cable Loss @ 1024 kHz Signal to Noise Interference Margin Analog LOS Level (Normal Mode) ALOS[2:0] 000 001 (default) 010 011 100 101 110 111 LOS hysteresis Analog LOS Level ALOS[2:0] (Line Monitor Mode) 000 001 (default) 010 011 1xx (reserved) LOS hysteresis Allowable Consecutive Zeros before LOS: G.775 I.431 / ETSI300233 LOS Reset Receive Intrinsic Jitter Input Jitter Tolerance: 1 Hz ~ 20 Hz 20 Hz ~ 2.4 KHz 18 KHz ~ 100 KHz Receiver Differential Input Impedance Receiver Common Mode Input Impedance to GND Receiver Single Ended mode Input Impedance to GND Receive Return Loss: 51 KHz ~ 102 KHz 102 KHz ~ 2.048 MHz 2.048 MHz ~ 3.072 MHz Receive Path Delay: Single Rail Dual Rail NRZ Dual Rail RZ 12 18 14 37 5 2 12.5 -14 15 12 dB dB with Nominal Pulse Amplitude of 3.0 V for 120 and 2.37 V for 75 termination, adding -18 dB interference signal. dB 0.5 0.7 0.9 1.2 1.4 1.6 1.8 2.0 0.25 1.0 1.4 1.8 2.2 0.41 32 2048 % ones 0.05 U.I. U.I. U.I. U.I. 2.6 1.6 3.1 K K K Vpp Vpp @cable loss 0-6 dB In Differential mode, measured between RTIP and RRING pins. In Singled Ended mode, measured between RTIP and GNDA pins Refer to Table-17 for LLOS Criteria Declare and Clear. Measured on the line with the monitor gain set by the MG[1:0] bits (b1~0, RCF2,...) equal to the resistive attenuation. Refer to Table-17 for LLOS Criteria Declare and Clear. G.775, ETSI 300233 JA disabled; wide band G.823, with 6 dB Cable Attenuation @1024 KHz; Rx port is high-Z The RRINGn pins are open. dB dB dB 6.6 1.8 1.5 U.I. U.I. U.I. G.703 JA Disabled Physical And Electrical Specifications 129 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.7 T1/J1 RECEIVER ELECTRICAL CHARACTERISTICS Parameter Min Typ. Max Unit Test Conditions Receiver Sensitivity of Receive Differential mode with Cable Loss @ 772 KHz Receiver Sensitivity of Receive Single Ended mode with Cable Loss @ 772 KHz Signal to Noise Interference Margin Analog LOS Level (Normal Mode) ALOS[2:0] 000 001 (default) 010 011 100 101 110 111 LOS hysteresis Analog LOS Level (Line Monitor Mode) ALOS[2:0] 000 001 (default) 010 011 1xx (reserved) LOS hysteresis Allowable Consecutive Zeros before LOS: T1.231 - 1993 I.431 LOS Reset Receive Intrinsic Jitter Input Jitter Tolerance: 0.1 Hz ~ 1 Hz 4.9 Hz ~ 300 Hz 10 KHz ~ 100 KHz Receiver Differential Input Impedance Receiver Common Mode Input Impedance to GND Receiver Single Ended mode Input Impedance to GND Receive Return Loss: 39 KHz ~ 77 KHz 77 KHz ~ 1.544 MHz 1.544 MHz ~ 2.316 MHz Receive Path Delay: Single Rail Dual Rail NRZ Dual Rail RZ 20 20 20 138.0 28.0 0.4 12.5 -14 15 12 dB dB dB with Nominal Pulse Amplitude of 3.0 V for 100 termination, adding -18 dB interference signal. 0.5 0.7 0.9 1.2 1.4 1.6 1.8 2.0 0.25 1.0 1.4 1.8 2.2 0.41 175 1544 Vpp In Differential mode, measured between RTIP and RRING pins. In Singled Ended mode, measured between RTIP and GNDA pins Refer to Table-17 for LLOS Criteria Declare and Clear. Vpp Measured on the line with the monitor gain set by the MG[1:0] bits (b1~0, RCF2,...) equal to the resistive attenuation. Refer to Table-17 for LLOS Criteria Declare and Clear. % ones 0.05 U.I. U.I. U.I. U.I. 3.1 2.2 4 K K K G.775, ETSI 300233 JA disabled; Wide band AT&T62411 @772 KHz; Rx port is high-Z The RRINGn pins are open. dB dB dB 6.5 2.5 1.4 U.I. U.I. U.I. G.703 JA Disabled Physical And Electrical Specifications 130 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.8 E1 TRANSMITTER ELECTRICAL CHARACTERISTICS Parameter Min Typ. Max Unit Test Conditions Output Pulse Amplitude: E1, 75 load E1, 120 load Zero (Space) Level: E1, 75 load E1, 120 load Transmit Amplitude Variation with Supply Difference between Pulse Sequences for 17 consecutive pulses (T1.102) Output Pulse Width at 50% of Nominal Amplitude Ratio of the Amplitudes of Positive and Negative Pulses at the Center of the Pulse Interval (G.703) Ratio of the Width of Positive and Negative Pulses at the Center of the Pulse Interval (G.703) Transmit Analog LOS Level (TALOS) (Differential line interface) TALOS[1:0] 00 01 (default) 10 11 TALOS hysteresis Transmit Analog LOS Level (TALOS) (Single Ended line interface) TALOS[1:0] 00 01 (default) 10 11 TALOS hysteresis Transmit Return Loss (G.703): 51 KHz ~ 102 KHz 102 KHz ~ 2.048 MHz 2.048 MHz ~ 3.072 MHz Intrinsic Transmit Jitter 20 Hz ~ 100 KHz Transmit Path Delay: Single Rail Dual Rail NRZ Dual Rail RZ Line Short Circuit Current 2.14 2.7 -0.237 -0.3 -1 2.37 3.0 2.60 3.3 +0.237 0.3 +1 200 V V V V % mV ns Differential Line Interface mode Differential Line Interface mode 232 0.95 0.95 244 256 1.05 1.05 1.2 0.9 0.6 0.4 0.08 0.61 0.48 0.32 0.24 0.04 8 14 10 0.050 8.5 4.5 4.4 100 Vp Measured on the TTIP and TRING pins. Vp Measured on the TTIP pin. dB dB dB TCLK is jitter free U.I. U.I. U.I. U.I. mAp JA is disabled Measured on pin Physical And Electrical Specifications 131 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.9 T1/J1 TRANSMITTER ELECTRICAL CHARACTERISTICS Parameter Min Typ. Max Unit Test Conditions Output Pulse Amplitude Zero (Space) Level Transmit Amplitude Variation with Supply Difference between Pulse Sequences for 17 consecutive pulses (T1.102) Output Pulse Width at 50% of Nominal Amplitude Pulse Width Variation at the Half Amplitude (T1.102) Imbalance between Positive and Negative Pulses Amplitude (T1.102) Output Power Levels (T1.102-1993): @772 KHz @1544 KHz (Referenced to Power at 772 KHz) Transmit Analog LOS Level (TALOS) (Differential line interface) TALOS[1:0] 00 01 (default) 10 11 TALOS hysteresis Transmit Analog LOS Level (TALOS) (Single Ended line interface) TALOS[1:0] 00 01 (default) 10 11 TALOS hysteresis Transmit Return Loss (G.703): 39 KHz ~ 77 KHz 77 KHz ~ 1.544 MHz 1.544 MHz ~ 2.316 MHz Intrinsic Transmit Jitter: 10 Hz ~ 8 KHz 8 KHz ~ 40 KHz 10 Hz ~ 40 KHz Wide Band Transmit Path Delay (JA is disabled): Single Rail Dual Rail NRZ Dual Rail RZ Line Short Circuit Current 2.4 -0.15 -1 3.0 3.6 0.15 +1 200 V V % mV ns ns Differential Line Interface mode 338 350 362 20 0.95 1.05 12.6 -29 1.2 0.9 0.6 0.4 0.08 0.61 0.48 0.32 0.24 0.04 8 14 10 17.9 dBm dBm Vp Measured on the TTIP and TRING pins. Vp Measured on the TTIP pin. dB dB dB 0.020 0.025 0.025 0.050 8.2 4.1 4.3 100 U.I.p-p U.I.p-p U.I.p-p U.I.p-p U.I. U.I. U.I. mAp TCLK is jitter free JA is disabled Measure on pin Physical And Electrical Specifications 132 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.10 TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS Symbol Parameter Min Typ. Max Unit MCLK Frequency: E1 T1/J1 MCLK Tolerance MCLK Duty Cycle Transmit Path TCLK Frequency: E1 T1/J1 TCLK Tolerance TCLK Duty Cycle t1 t2 Transmit Data Setup Time Transmit Data Hold Time Delay Time of OE low to Driver High-Z Delay Time of TCLK low to Driver High-Z Receive Path Clock Recovery Capture Range 1: E1 T1/J1 RCLK Duty Cycle 2 t4 RCLK Pulse Width 2: E1 T1/J1 RCLK Pulse Width Low Time: E1 T1/J1 RCLK Pulse Width High Time: E1 T1/J1 Rise/Fall Time 3 t7 Receive Data Setup Time: E1 T1/J1 Receive Data Hold Time: E1 T1/J1 40 457 607 203 259 203 259 20 200 200 200 200 -50 10 40 40 -100 30 2.048 X n 1.544 X n (n = 1 ~ 8) 100 70 MHz MHz ppm % 2.048 1.544 +50 90 MHz MHz ppm % ns ns 1 s s TBD +80 / -80 +180 / -180 50 488 648 244 324 244 324 60 519 689 285 389 285 389 ppm ppm % ns ns ns ns ns ns ns t5 t6 244 324 244 324 ns ns ns ns t8 Note: 1. Relative to nominal frequency, MCLK = +100 or -100 ppm. 2. RCLK duty cycle width will vary depending on extent of the received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2 UI displacement for E1 per ITU G.823). 3. For all digital outputs. Cload = 15 pF. Physical And Electrical Specifications 133 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT TCLKn t1 TDn/TDPn TDNn/TMFn t2 Figure-52 Transmit Clock Timing Diagram t4 RCLK t6 t5 t7 RDn/RDPn (RCK_ES = 0) RDNn/RMFn t8 t7 RDn/RDPn (RCK_ES = 1) RDNn/RMFn t8 Figure-53 Receive Clock Timing Diagram Physical And Electrical Specifications 134 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.11 CLKE1 TIMING CHARACTERISTICS Symbol Parameter Min Typ. Max Unit CLKE1 outputs 2.048 MHz clock t1 t2 t3 t4 t5 CLKE1 Pulse Width CLKE1 Pulse Width High Time CLKE1 Pulse Width Low Time LLOS Data Setup Time LLOS Data Hold Time 232 232 217 217 488 244 244 244 244 256 256 271 271 ns ns ns ns ns CLKE1 outputs 8kHz clock t1 t2 t3 t4 t5 CLKE1 Pulse Width CLKE1 Pulse Width High Time CLKE1 Pulse Width Low Time LLOS Data Setup Time LLOS Data Hold Time 62.4 62.4 62.38 62.38 125 62.5 62.5 62.5 62.5 62.6 62.6 62.62 62.62 s s s s s t1 CLKE1 t2 t3 t4 LLOS t5 Figure-54 CLKE1 Clock Timing Diagram Physical And Electrical Specifications 135 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.12 JITTER ATTENUATION CHARACTERISTICS Parameter Min Typ. Max Unit Jitter Transfer Function Corner (-3 dB) Frequency: E1, 32/64/128-bit FIFO T1/J1, 32/64/128-bit FIFO Jitter Attenuator: E1 (G.736) JA_BW = 0 JA_BW = 1 JA_BW = 0 JA_BW = 1 @ 3 Hz @ 40 Hz @ 400 Hz @ 100 KHz @ 1 Hz @ 20 Hz @ 1 KHz @ 1.4 KHz @ 70 KHz -0.5 -0.5 +19.5 +19.5 0 0 +33.3 40 40 6.63 0.87 5 1.28 Hz Hz Hz Hz dB dB dB dB dB dB dB dB dB T1/J1 (AT&T pub.62411) Jitter Attenuator Latency Delay: 32-bit FIFO 64-bit FIFO 128-bit FIFO Input Jitter Tolerance before FIFO Overflow or Underflow: 32-bit FIFO 64-bit FIFO 128-bit FIFO 16 32 64 28 56 120 U.I. U.I. U.I. U.I. U.I. U.I. Physical And Electrical Specifications 136 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Figure-55 E1 Jitter Tolerance Performance Figure-56 T1/J1 Jitter Tolerance Performance Physical And Electrical Specifications 137 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Figure-57 E1 Jitter Transfer Performance Figure-58 T1/J1 Jitter Transfer Performance Physical And Electrical Specifications 138 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13 MICROPROCESSOR INTERFACE TIMING 8.13.1 SERIAL MICROPROCESSOR INTERFACE A falling transition on CS indicates the start of a read/write operation, and a rising transition indicates the end of the operation. After CS is set to low, a 5-bit instruction on SDI is input to the device on the rising edge of SCLK. If the MSB is `1', it is a read operation. If the MSB is `0', it is a CS 0 SCLK Instruction SDI R/W Don't Care A10 A9 A8 High-Z A7 Register Address 1 2 3 4 5 6 7 8 9 10 11 write operation. Following the instruction, an 11-bit address is clocked in on SDI to specify the register. If the device is in a read operation, the data read from the specified register is output on SDO on the falling edge of SCLK (refer to Figure-59). If the device is in a write operation, the data written to the specified register is input on SDI following the address byte (refer to Figure-60). 12 13 14 15 16 17 18 19 20 21 22 23 A6 A5 A4 A3 A2 A1 A0 Don't-Care SDO D7 D6 D5 D4 D3 D2 D1 D0 Figure-59 Read Operation in Serial Microprocessor Interface CS 0 SCLK Instruction SDI R/W Don't Care A10 A9 Register Address A8 A7 A6 A5 A4 A3 Data Byte A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 SDO High-Z Figure-60 Write Operation in Serial Microprocessor Interface Physical And Electrical Specifications 139 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT Symbol Description Min. Max. Units fOP tCSH tCSS tCSD tCLD tCLH tCLL tDIS tDIH tPD tDF SCLK Frequency Minimum CS High Time CS Setup Time CS Hold Time 2.0 100 50 100 50 205 205 50 150 150 50 MHz ns ns ns ns ns ns ns ns ns ns Clock Disable Time Clock High Time Clock Low Time Data Setup Time Data Hold Time Output Delay Output Disable Time t CSH CS tCSS tCLH tCLL tCSD tCLD SCLK tDIS tDIH SDI Valid Input tPD t DF SDO High-Z Valid Output High-Z Figure-61 Timing Diagram Physical And Electrical Specifications 140 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.2 PARALLEL MOTOROLA NON-MULTIPLEXED MICROPROCESSOR INTERFACE 8.13.2.1Read Cycle Specification Symbol Parameter Min MAX Units tSAR tRSW tHAR tRWV tRWH tPRD tZRD Address to valid read setup time Valid read signal width Address to valid read hold time R/W available time after valid CS + DS signal falling edge R/W hold time after valid CS + DS signal falling edge Data propagation delay after valid CS + DS signal falling edge Valid read negated to output High-Z 5 41 (T1/J1) / 38 (E1) or wait until ACK activated 0 0 36 (T1/J1) / 33 (E1) 36 (T1/J1) / 33 (E1) 5 20 ns ns ns ns ns ns ns tSAR A[x:0] Valid address tRSW DS + CS tRWH tHAR tRWV R/W tPRD D[7:0] tZRD Valid Data ACK Figure-62 Parallel Motorola Non-Multiplexed Microprocessor Interface Read Cycle Physical And Electrical Specifications 141 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.2.2Write Cycle Specification Symbol Parameter Min MAX Units tSAW tWSW tHAW tRWV tRWH tDV tDH tREC Address to valid write setup time Valid write signal width Address to valid write hold time R/W available time after valid write signal falling edge R/W hold time after valid write signal falling edge Data available time before valid write signal rising edge Valid data hold time after valid write signal rising edge Recovery time from write cycle 0 5 or wait until ACK activated 47 (T1/J1) / 35 (E1) 0 5 or wait until ACK activated 5 5 5 ns ns ns ns ns ns ns ns tSAW A[x:0] Valid address tWSW DS + CS tRWH tHAW tREC tRWV R/W tDV D[7:0] Valid Data tDH ACK Figure-63 Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle Physical And Electrical Specifications 142 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.3 PARALLEL INTEL NON-MULTIPLEXED MICROPROCESSOR INTERFACE 8.13.3.1Read Cycle Specification Symbol Parameter Min MAX Units tSAR tRSW tHAR tPRD tZRD Address to valid read setup time Valid read signal width Address to valid read hold time Data propagation delay after valid read signal falling edge Valid read negated to output High-Z 5 36 (T1/J1) / 33 (E1) or wait until RDY activated 0 31 (T1/J1) / 28 (E1) 5 20 ns ns ns ns ns tSAR A[x:0] Valid address tRSW RD + CS tPRD D[7:0] tHAR tZRD Valid Data RDY Note: WR shall be tied to high. Figure-64 Parallel Intel Non-Multiplexed Microprocessor Interface Read Cycle Physical And Electrical Specifications 143 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.3.2Write Cycle Specification Symbol Parameter Min MAX Units tSAW tWSW tHAW tDV tDH tREC Address to valid write setup time Valid write signal width Address to valid write hold time Data available time before valid write signal rising edge Valid data hold time after valid write signal rising edge Recovery time from write cycle 0 5 or wait until RDY activated 47 (T1/J1) / 35 (E1) 5 5 5 ns ns ns ns ns ns tSAW A[x:0] Valid address tWSW WR + CS tDV D[7:0] Valid Data tHAW tREC tDH RDY Note: RD shall be tied to high. Figure-65 Parallel Intel Non-Multiplexed Microprocessor Interface Write Cycle Physical And Electrical Specifications 144 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.4 PARALLEL MOTOROLA MULTIPLEXED MICROPROCESSOR INTERFACE 8.13.4.1Read Cycle Specification Symbol Parameter Min MAX Units tASW tRSW tCSD tRWV tRWH tVAS tVAH tPRD tZRD Valid AS signal width Valid read signal width Valid DS + CS falling edge delay after AS R/W available time after valid DS + CS signal falling edge R/W hold time after valid DS + CS signal falling edge Valid address to AS setup time Valid address to AS hold time Data propagation delay after valid DS + CS signal falling edge Valid read negated to output High-Z before valid AS rising edge 5 41 (T1/J1) / 38 (E1) or wait until ACK activated 0 0 36 (T1/J1) / 33 (E1) 5 5 36 (T1/J1) / 33 (E1) 5 20 ns ns ns ns ns ns ns ns ns tRSW DS + CS tRWH tRWV R/W tASW AS tVAS D[7:0] Valid address tVAH ACK tPRD tZRD Valid Data tCSD Figure-66 Parallel Motorola Multiplexed Microprocessor Interface Read Cycle Physical And Electrical Specifications 145 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.4.2Write Cycle Specification Symbol Parameter Min MAX Units tASW tWSW tHCW tRWV tRWH tCSD tVAS tVAH tASD tDV tDH Valid AS signal width Valid write signal width DS + CS to valid hold time 5 5 or wait until ACK activated 47 (T1/J1) / 35 (E1) 0 5 0 5 5 5 5 5 ns ns ns ns ns ns ns ns ns ns ns R/W available time after valid write signal falling edge R/W hold time after valid write signal falling edge Valid DS + CS falling edge delay after AS Valid address to AS setup time Valid address to AS hold time Valid AS rising edge delay after DS + CS rising edge Data available time before valid write signal rising edge Valid data hold time after valid write signal rising edge before the next AS rising edge tWSW DS + CS tRWH tHCW tRWV R/W tASW AS tVAS D[7:0] Valid address tVAH tCSD tASD tDV Valid Data tDH ACK Figure-67 Parallel Motorola Multiplexed Microprocessor Interface Write Cycle Physical And Electrical Specifications 146 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.5 PARALLEL INTEL MULTIPLEXED MICROPROCESSOR INTERFACE 8.13.5.1Read Cycle Specification Symbol Parameter Min MAX Units tAEW tRSW tCSD tVAS tVAH tPRD tZRD Valid ALE signal width Valid read signal width Valid RD + CS falling edge delay after ALE falling edge Valid address to ALE setup time Valid address to ALE hold time Data propagation delay after valid read signal falling edge Valid read negated to output High-Z before valid ALE rising edge 5 36 (T1/J1) / 33 (E1) or wait until RDY activated 0 5 5 31 (T1/J1) / 28 (E1) 5 20 ns ns ns ns ns ns ns tRSW RD + CS tAEW ALE tVAS D[7:0] Valid address tVAH RDY Note: WR shall be tied to high. tPRD tZRD Valid Data tCSD Figure-68 Parallel Intel Multiplexed Microprocessor Interface Read Cycle Physical And Electrical Specifications 147 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.13.5.2Write Cycle Specification Symbol Parameter Min MAX Units tAEW tWSW tHCW tCSD tVAS tVAH tAED tDV tDH Valid ALE signal width Valid write signal width WR + CS to valid hold time 5 5 or wait until RDY activated 47 (T1/J1) / 35 (E1) 0 5 5 5 5 5 ns ns ns ns ns ns ns ns ns Valid WR + CS falling edge delay after ALE falling edge Valid address to ALE setup time Valid address to ALE hold time Valid ALE rising edge delay after WR + CS rising edge Data available time before valid write signal rising edge Valid data hold time after valid write signal rising edge before the next AS rising edge tWSW WR + CS tAEW ALE tVAS D[7:0] Valid address tVAH tDV Valid Data tCSD tAED tDH tHCW RDY Note: RD shall be tied to high. Figure-69 Parallel Intel Multiplexed Microprocessor Interface Write Cycle Physical And Electrical Specifications 148 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT 8.14 JTAG TIMING CHARACTERISTICS Symbol Parameter Min Typ. Max Unit t1 t2 t3 t4 TCK Period TMS to TCK Setup Time; TDI to TCK Setup Time TCK to TMS Hold Time; TCK to TDI Hold Time TCK to TDO Delay Time 100 25 25 50 ns ns ns ns t1 TCK t2 TMS TDI t4 TDO t3 Figure-70 JTAG Timing Physical And Electrical Specifications 149 January 11, 2007 Glossary AIS AMI ARB B8ZS BPV CF CV DPLL EXZ FIFO HDB3 HPS IB LAIS LBPV LEXZ LLOS LOS NRZ PBX PRBS QRSS RJA RZ SAIS SBPV SDH -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Alarm Indication Signal Alternate Mark Inversion Arbitrary Pattern Binary 8 Zero Substitution Bipolar Violation Corner Frequency Code Violation Digital Phase Locked Loop Excessive Zeroes First In First Out High Density Bipolar 3 Hitless Protection Switching Inband Loopback Line Alarm Indication Signal Line Bipolar Violation Line Excessive Zeroes Line Loss of Signal Loss Of Signal Non-Return to Zero Private Branch Exchange Pseudo Random Bit Sequence Quasi-Random Signal Source Receive Jitter Attenuator Return to Zero System Alarm Indication Signal System Bipolar Violation Synchronous Digital Hierarchy Glossary 150 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT SEXZ SLOS SONET TEPBGA TJA TLOS TOC -- -- -- -- -- -- -- System Excessive Zeroes System LOS Synchronous Optical Network Thermally Enhanced Plastic Ball Grid Array Transmit Jitter Attenuator Transmit Loss of Signal Transmit Over Current Glossary 151 January 11, 2007 Index A Alarm Indication Signal (AIS) ............................................................. 47 hitless switch ...................................................................................... 29 hot-swap ............................................................................................ 29 hot-switchover .................................................................................... 29 B Bipolar Violation (BPV) ....................................................................... 43 I impedance matching receive External Impedance Matching ..........................................29, 31 Fully Internal Impedance Matching .......................................... 29 Partially Internal Impedance Matching ..................................... 29 External Impedance Matching ................................................ 39 Internal Impedance Matching ...........................................39, 40 C cable coaxial cable ........................................................... 29, 31, 39, 40 twisted pair cable ................................................................. 29, 39 clock input MCLK ......................................................................................... 67 XCLK .......................................................................................... 67 clock output CLKT1/CLKE1 ............................................................................ 61 REFA/REFB ............................................................................... 62 CLKA/CLKB .......................................................................... 62 MCLK ................................................................................... 62 recovery clock ....................................................................... 62 Code Violation (CV) ............................................................................ 43 common control .................................................................................. 23 Corner Frequency (CF) ...................................................................... 42 transmit Interrupt .............................................................................................. 68 J JA-Limit .............................................................................................. 42 Jitter Measurement (JM) .................................................................... 60 JTAG ..........................................................................................26, 121 L line interface .......................................................................... 18, 29, 39 receive Differential ............................................................................ 29 Single Ended ........................................................................ 31 transmit Differential ............................................................................ 39 Single Ended ........................................................................ 40 line monitor ........................................................................................ 32 loopback Analog Loopback ....................................................................... 54 Digital Loopback ........................................................................ 56 Dual Loopback Manual Remote Loopback + Automatic Digital Loopback ........... 57 Manual Remote Loopback + Manual Digital Loopback .............. 57 Remote Loopback ...................................................................... 55 Loss of Signal (LOS) .......................................................................... 44 Line LOS (LLOS) ....................................................................... 44 System LOS (SLOS) .................................................................. 45 Transmit LOS (TLOS) ................................................................ 46 D decoder .............................................................................................. 33 E encoder .............................................................................................. 35 error counter ....................................................................................... 50 Excessive Zeroes (EXZ) ..................................................................... 43 F free running ................................................................................. 61, 62 G G.772 Monitoring ................................................................................ 59 H heatsink ............................................................................................ 123 high impedance ........................................................18, 29, 34, 39, 41 Hitless Protection Switch (HPS) ......................................................... 29 M microprocessor interface ..............................................................24, 71 monitoring Index 152 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT G.772 monitoring ........................................................................ 59 line monitor ................................................................................. 32 S slicer ................................................................................................... 33 system interface .................................................................... 19, 33, 34 receive Dual Rail NRZ Format ........................................................... 33 Dual Rail RZ Format .............................................................. 33 Dual Rail Sliced .................................................................... 33 Single Rail NRZ Format ......................................................... 33 transmit Dual Rail NRZ Format ........................................................... 34 Dual Rail RZ Format .............................................................. 34 Single Rail NRZ Format ......................................................... 34 P pattern ARB ..................................................................................... 48, 49 Inband Loopback (IB) .......................................................... 48, 50 PRBS ................................................................................... 48, 49 power down ................................................................................. 34, 41 receiver ....................................................................................... 34 transmitter ................................................................................... 41 Protected Non-Intrusive Monitoring .................................................... 32 R receive sensitivity ............................................................................... 32 reset global software reset .................................................................. 71 hardware reset ............................................................................ 71 power-on reset ............................................................................ 71 Rx clock & data recovery .................................................................... 33 T T1 / E1 / J1 mode selection ............................................................... 29 Transmit Over Current (TOC) ......................................................39, 53 W waveform template ............................................................................. 35 Index 153 January 11, 2007 IDT82P2828 28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT ORDERING INFORMATION IDT XXXXXXX Device Type XX Package X Process/Temperature Range BLANK BH BHG Industrial (-40 C to +85 C) Thermally Enhanced Plastic Ball Grid Array (640-pin TEPBGA, BH640) Green Thermally Enhanced Plastic Ball Grid Array (640-pin TEPBGA, BHG640) 82P2828 28(+1) High-Density T1/E1/J1 Line Interface Unit Data Sheet Document History 12/07/2005 01/11/2007 Pages 10, 23, 31, 72, 73, 74, 123, 124, 129, 130, 149 Page 132 CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 1-800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: 408-360-1552 email:TELECOMhelp@idt.com IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. 154 |
Price & Availability of IDT82P2828BH
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |