Part Number Hot Search : 
661AC HD74HC CGY195 R24D15 MN4066 D70N02 24012 CRCW0603
Product Description
Full Text Search
 

To Download ASCELL3911 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 ASCELL3911
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter
Preliminary Data Sheet
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
Key Features
* * * * * * * * * * * * Supports triple band operation: Europe 868 MHz and 433 MHz-, US and Japan 315 MHz ISM band. Designed to be conform to EN 300 220, and FCC 47 CFR Ch.1 par.15 requirements. Provides highly reliable packet oriented data transmission in blocks of 128 bit. Event oriented single message transmission and status oriented and continuous message transmission supported. Special transmission protocol for high reliability even in presence of burst interferer (e.g. GSM) implemented. Supports clock for an external C and allows clock free total shut down of the whole system. Wide supply range between 2,2 to 3,5 V. Low TX current, typical 8,5 mA @ 2,2 V. Low standby current, typical 0,5 A. Wide operating temperature range from -40 C to +85 C. Only a low cost XTAL for 25 ppm (868 MHz) or 50 ppm (433 and 315 MHz) reference frequency tolerance required. Typically only 1 XTAL, 4 capacitors and 2 inductors externally required.
General Description
The ASCELL3911 is a low power, triple ISM band (868 / 433 / 315 MHz), single channel FSK transmitter designed to work in a remote control link together with the SC3912 receiver system cell. The ASCELL3911 performs packet oriented data transmission, in a single message- or continuosmessage mode using a special protocol to ensure high reliability even in presence of strong pulsed interferers in close adjacent bands like e.g. GSM. It contains a general bi-directional five line micro-controller (C) interface to support the C with clock- and reset- signal and to operate the highly efficient power up/down management including. This allows e.g. a clock-free total shut-down of the whole transmitter system. As external components the ASCELL3911 need only a reference XTAL, 4 capacitors and up to 2 inductors.
Applications
* * * * * * Key-less car entry systems. Short-range packet oriented data transmission. Security applications and alarm systems. Domestic remote control systems. Industrial remote control systems. Remote metering.
RF+ RFPAGND RESET/TEST XTAL VDDSYN GNDSYN
1 14 13
VDD DATA D_CLK D_EN WAKEUP C_CLK GND
ASCELL3911
TSSOP-14
2 3 4 5 6 7
12 11 10 9 8
This pin-out is preliminary and will change for the real implementation!
Rev. A, February 2000 Page 2 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
This document contains information on products under development. Austria Mikro Systeme International AG reserves the right to change or discontinue this product without notice.
1
Functional Description
The ASCELL3911 consists at the RF side of a reference XTAL oscillator, a single channel RFsynthesizer, an I/Q based direct conversion FSK modulator, a driving amplifier. On the digital side the pulse interference resistant protocol encoder and a C interface, including microprocessor clock divider and a sophisticated power up/down circuitry are implemented.
RF+ VDD f =868.3 MHz RF-
Driving Quadrature Baseband Amplifier Up Converter Filters Sin / Cos Generator Protocol Encoder Transmit. Timing Po C we Int r erf up ac /d e ow + n
D_CLK
D_EN
DATA
PAGND
90 Synthesizer Divider 64:1/32:1/16:1 LoopFilter Phase Detector Control Register
WAKEUP
C CLK XTAL Oscillator Clock GND
VDDSTN VCO
VDD
GNDSYN
ASCELL3911
RESET/TEST 13.5672 MHz XTAL
Figure 1:
Block diagram of the ASCELL3911.
1.1 RF Synthesizer
Frequency synthesis is performed by a single channel synthesizer, consisting of a phase detector, a charge pump, a voltage-controlled oscillator (VCO), and a feedback divider. The VCO is working at 315,000 to 868,300 MHz. The feedback divider divides by 16 (315,00 MHz), 32 (433,920 MHz) or 64 (868,300 MHz). The different ISM bands are selected by different XTAL frequency values FXOSC and the CRYSTAL and RANGE control bits. A truth table for the selection of the different frequencies is given in Table 1.
FXOSC / MHz Multiplier 19,6875 13,5600 13,5672 not used Table 1: Quartz and RF output frequencies. 16 32 64 CRYSTAL RANGE H L L H L L H H FC/ MHz 315,000 433,920 868,300 not used
Rev. A, February 2000
Page 3 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
Note: CRYSTAL and RANGE are bits of the control information.
1.2 Microprocessor Clock
The microprocessor clock frequency FCLK is generated by dividing the XTAL frequency FXOSC by 4 if CRYSTAL is L and by dividing the XTAL frequency FXOSC by 6 if CRYSTAL is H.
Note: CRYSTAL is one bit of the control information.
1.3 Modulation
The SC3011 uses FSK modulation with a frequency deviation of 60 kHz at a gross data rate from 18,25 kbit/s for the 868,300 MHz ISM band. In the transmitter, the data from the pulse interference resistant protocol encoder is first transformed into a complex base-band signal in the sin/cos block. After filtering it is shifted up to RF in an I/Q based direct conversion transmitter.
1.4 Burst interference Resistant Protocol Encoder
In order to avoid disturbance due to pulsed interferes, e.g. GSM phones, the net data block is encoded with a special protocol. Up to two simultaneous GSM disturbers can be handled by adding redundancy to the FSK data in a suitable manner. The 128 bits of a message (net data block) are put into a transmission sequence that alternates a synchronization packet and data packet at transmission as shown in Figure 2. To form a data packet, the 128 bit net data the information is split in 16 bytes where a bytenumber and a parity is added to generate 14 bit words. Therefore the 128 bits of net data are expanded to the 224 bit long (gross) data packet. The synchronization packet is simple 0101sequence of 252 bit.
Transmission Protocol
SYNC 0-1-Sequence Data Packet W0 . . . W 15 SYNC 0-1-Sequence Data Packet W0 . . . W 15
Word Pattern in Data Packet W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15
12.28 ms
Bit Pattern for SYNC
010101... 13.81 ms ...010101
Figure 2:
Transmission protocol of the ASCELL3911.
Rev. A, February 2000
Page 4 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
1.4.1 Duty-Cycle Operation In certain countries, it is required to reduce the average transmit power but it is allowed to keep the peak power high. Therefore a duty-cycled operation mode is implemented in the ASCELL3911. By selecting this operation mode, the duty cycle of the transmit signal is set to 50%, related to an observation interval of 10 ms. This function is be implemented in the burst interference resistant protocol encoder. The duty cycle operation is set via the bit duty cycle operation (DCO).
Note: DCO is one bit of the control information.
1.4.2 Transmission Modi The ASCELL3911 supports two different transmission modii: * The event oriented Single Message Transmission (SMT) where four times alternate synchronization and data packets are transmitted. Due to the limited transmission time this mode needs less power than CMT but supports no direct information about the duration of a transmitted command. The bit SMT/CMT is "L" for this mode. The status oriented Continuous Message Transmission (CMT) where alternate synchronization and data packets are transmitted as long as one button is pressed. This mode is less power efficient than SMT but the duration of a command can be directly transported by the duration of the transmission power. The bit SMT/CMT is "H" for this mode.
*
Note: SMT/CMT is one bit of the control information.
1.5 Driving Amplifier
The driving amplifier has a differential open collector output optimized for driving of small, symmetrical high-impedance loop antennas. The amplifier drives a nominal RF current of 1 mARMS. The maximal differential voltage swing is about 2,8 VPP. Therefore, the output power is a function of the connected load impedance. With a 2 k differential load a nominal peak output power (to the antenna) of 2 mW is obtained. Please note that the finally radiated power (from antenna) is lower and strongly dependent on the efficiency (function of the size) of the antenna to be used.
1.6 C Interface and Power Management
The ASCELL3911 contains a direct interface to a micro controller (C). The C interface of the ASCELL3911 consists of the following five pins: "Transmit data input" (DATA). "Active "H" transmit data enable" (D_EN). "Transmit data clock input" (D_CLK). "Active "L" C reset output/transmitter wakeup end input" (WAKEUP). "C clock output/active "L" start-up input" (C_CLK). These lines support the C with the required reset and clock signals and control the ASCELL3911 internal power on/off circuit, which wakes up and shuts down the whole transmitter consisting of the ASCELL3911 and the C. Figure 3 shows a typical interconnection of the ASCELL3911 with a typical C. Figure 4 presents a related timing for power up and down of the transmitter.
Rev. A, February 2000
Page 5 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
ASCELL3911
C
O O O 10k O I I 10k SW Transmit button SERIAL DATA OUT (P1) SERIAL DATA ENABLE (P2) SERIAL DATA CLOCK (P3) STOP TRANSMIT (P4) NCLEAR CLK I I
DATA I D_EN
D_CLK
WAKEUP C_CLK
I/O I/O
Figure 3:
Interconnection of the ASCELL3911 with a typical C with one button to wake up the whole system (example).
Note:
At room temperature, resistor values of 10 k are suggested for the C interface.
open
SW C_CLK
closed
WAKEUP P4 standby startup
32 clocks 16 clocks active/transmisson 4 clocks
standby
SC3911 reset C
startup C
C
SC3911
power down C
Figure 4:
Note:
C interface timing for wake-up and power down control.
The dashed lines indicate w eak high or low state when the C_CLK or WAKEUP output of the ASCELL3911 is disabled (in high-resistive Z state) and pulled "H" or "L" by the internal pull-up device or by the C via a resistor. These weak states can be overridden by the ASCELL3911 if the respective outputs are enabled. Whenever a line is pulled via an external resistor, however, this should override the internal pull-up devices of the ASCELL3911.
1.6.1 Interface Description It is assumed that the C remains in low power standby mode as long as the P4 pin is kept "L" and no clock cycles are applied. Standby: During standby (default after VCC-on) the XTAL oscillator is turned off and ASCELL3911 holds the C in a reset state:
Rev. A, February 2000
Page 6 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
The ASCELL3911 WAKEUP pin is active and set to "L", holding the C in reset state. In standby mode the ASCELL3911 WAKEUP internal pull-up is disabled and does not drain current from the supply. The ASCELL3911 C_CLK output is disabled, (in high resistive "Z" state) and internally pulled up to "H". (Re)starting the transmitter: Closing the push button (giving a falling edge on C_CLK line) starts up the ASCELL3911. It turns on its XTAL oscillator and after the oscillator start up phase it turns the C_CLK pin to active (CMOS level) mode and provides a clock to the C. After a delay of 32 C clock cycles the WAKEUP pin of the ASCELL3911 is set to "H" for 16 clock cycles. The transmitter is now in active mode. The WAKEUP acts in ASCELL3911 active mode as an input waiting for a "L" to trigger the transmission of the transmitter to standby mode During this active mode the C sends the 132 bit data (8 bit control and 16 * 8 bit data) on the C - P1 (Serial data out) line. The timing of the microcontroller interface is shown in Figure 5. The microcontroller clocks a 134-bit Data into the ASCELL3911 for data encoding. This data consists of 6 control bits followed by 128 transmit data bits. After the data bock has been completely transferred to the ASCELL3911, it starts up transmission, during which the I/Q modulator and power amplifier are powered up in order to transmit the encoded data. Transmission is done with respect to the control bits. Table 2 shows the control bits set different operation modes of the chip.
TX-State P4 D_EN
standby
startup/reset C
active
transmission
standby
Twe
Tet SMT
Ted
Tbit
Tde
DATA D_CLK
t
wake up
Twt
start transmission
stop transmission
Figure 5:
Note:
C interface timing for data transmission when ASCELL3911 and C are active.
Figure 4 shows the timing for the CMT-mode where the controller sets P4 to "L" and so the transmission stops. The broken line shows the Signal P4 in the SMT mode where the ASCELL3911 stops the transmission.
Control bit description: bit# 1 2 3 4 Name Quartz crystal ("CRYSTAL"): Operating frequency range ("RANGE"): Duty cycle operation ("DCO") Single / Continuous Message Transmission ("SMT/CMT") Comments L=13,5600 / 13,5672MHz H=19,6875 MHz L=315/433MHz, H=868,3MHz L = OFF H = ON L = SMT H = CMT
Rev. A, February 2000
Page 7 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
5 6 Table 2:
GP GP Control bit description.
Single message transmission: After completing the data transmission to the ASCELL3911, the C may indicate "end of transmission" by setting P4 (not end of transmit) to "L" and pulls the WAKEUP line to "L". Sensing this, 4 clock cycles later the ASCELL3911 will switch the C back to standby mode, disabling the C_CLK output, setting the active WAKEUP pin to "L". The ASCELL3911 will finish the transmission sequence and than turning off the XTAL oscillator to and goes back to the standby mode too. The SMT/CMT bit is "L" indicates the single transmission mode.
Note: SMT/CMT is one bit of the control information.
Continuous message transmission: After completing the data transmission to the ASCELL3911, the C may indicate "end of transmission" by setting P4 to "L" and pulls the WAKEUP line to "L". Sensing this, 4 clock cycles later the ASCELL3911 will switch back to standby mode, disabling the C_CLK output, setting the active WAKEUP pin to "L" and than turning off the XTAL oscillator. The SMT/CMT bit is "H" indicates the continuous transmission mode.
Note: SMT/CMT is one bit of the control information.
Due to the sophisticated tri-state - active/inactive pull-up configuration of the WAKEUP pin the ASCELL3911 does not drain current during its standby periods. The interface implemented in the ASCELL3911 system cell is a general, non-specialized example only. It can be modified on customers demand.
2
Electrical Characteristics
2.1 Absolute Maximum Ratings (non operating)
Symbol VDD; VDDSYN GND; GNDSYN Vin Iin ESD ESDIN Tstg Tlead Parameter Positive supply voltage Negative supply voltage Voltage at every input pin Input current into any pin except supply pins Electrostatic discharge Electrostatic discharge of RF pins Storage temperature Lead temperature -55 Min -0,5 0 Gnd-0,5 -10 Max 6 0 VCC+0,5 10 1k 500 125 260 Units V V V mA V V C C
2)
Note
Latch-up Test
1) 3) 1) 4)
1) Test according to MIL STD 883C, Method 3015.7. HBM: R=1,5 k, C=100 pF, 5 positive pulses per pin against supply pin(s), 5 negative pulses per pin against supply pin(s). 2) 260 C for 10 s (Reflow and Wave Soldering), 360 C for 3 s (Manual soldering). 3) All pins except RF+, RF-, XTAL. 4) Pins RF+, RF-, XTAL.
Rev. A, February 2000
Page 8 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
2.2 Operating Conditions
Symbol VDD GND TA ICC Parameter Positive supply voltage Negative supply voltage Operating temperature Current consumption VCC= 3,5 V VCC= 3,0 V VCC= 2,2 V low voltage reset circuit active Conditions / Notes Min 2,2 0 -40 10 9 8,5 0 Typ Max 3,5 0 85 12 11 10 0,5 Units V V
C
mA mA mA A
ICCSD
Standby current
Rev. A, February 2000
Page 9 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
2.3 FSK Operation
TA = 23 C, VDD, VSYN = 2,7 V, unless specified otherwise. Device functional for TA= -40 to +85 C.
Symbol FC Parameter Carrier frequency Conditions / Notes Depends on different external crystals. -68,4 -61,7 -61,7 19,6875 13,5600 13,5672 50 50 25 18,2351) -1,5 -1,5 -3,0 0,0 0,0 -1,5 -20? +1,5 +1,5 +0,0 Min Typ 315,000 433,920 868,300 +68,4 +61,7 +61,7 Max Units MHz MHz MHz kHz kHz kHz MHz MHz MHz ppm ppm ppm kbps dBm dBm dBm dBm ms
F
FSK frequency devi ation 315,000 MHz: 433,920 MHz: 868,300 MHz: Crystal oscillator (XOSC) 315,000 MHz, Crystal=H frequency 433,920 MHz, Crystal=L 868,300 MHz, Crystal=L Crystal oscillator (XOSC) 315,000 M: (-40~+85 C), fequency tolerance 433,920 MHz: (-40~+85 C), 868,300 MHz: (-40~+85 C) Gross data rate Including burst protocol. Available output power, 315,000MHz (USA), into Zout = 2000 differ- 433,920 MHz ential 868,300 MHz 315MHz (Japan) - set through RPA??? Time between two different transmitted messages "a"&"b"
Fxosc
FTxosc
DR,gross Pout
TabTX
30
1)
2)
@ 868,300 MHz: DR,gross = 13,5672 MHz / 46,5 / 16 = 18,235 kbps. @ 433,920 MHz: 18,225 kbps. @ 315,000 MHz: 19,226 kbps. Antenna dependent - will not be production tested.
2.4 Digital Pin Characteristics
TA = 23 C, VDD = 2,7 V, unless specified otherwise. GND is the 0 V reference. Input parameters for bi-directional pins (C_CLK, WAKEUP) are valid at disabled outputs.
Symbol Parameter Conditions Min Typ Max Units
C_CLK (C clock output / wake-up input) VOH VOL tr td jcc VIH VIL IIH IIL High level output voltage Low level output voltage Rise time Fall time Cycle to cycle jitter High level input voltage Low level input voltage High level input current Low level input current VIH = VDD VIL =0 V; Due to internal pull-up -40 VDD-0,5 0,3 1 IOH =-1 mA IOL =1 mA CLoad = 10 pF CLoad = 10 pF VDD-0,5 20 20 +/-5 0,3 V V ns ns % V V A A
Rev. A, February 2000
Page 10 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
DATA(serial data input), D_EN (serial data enable input), D_CLK (serial data clock input) VIH VIL IIH IIL VOH VOL VIH VIL IIH IIL High level input voltage Low level input voltage High level input current Low level input current High level output voltage Low level output voltage High level input voltage Low level input voltage High level input current Low level input current VIH = VDD VIL =0 V; Due to internal pull-up -40 VIH= VDD VIL =0 V IOH = -1mA IOL = 1mA VDD-0,5 -1 VDD-0,5 0,3 1 0,3 VDD-0,5 0,3 1 V V A A V V V V A A
WAKEUP (C clear output / transmitter power down input)
2.4.1 Controller Interface
Symbol Tbit Twe Ted Tde Tet Twt Tca VPOR TPOR Parameter FSK Data Bit duration Time between Wake up and Data Data input prepared to Enable receive data Time between Data Enable and Data Time between Data and Data Enable Time between Data Enable and Transmit Time between Wake up and Transmit start Time that CLK output stays active after Twt Power-On-Reset threshold voltage Power-On-Reset duration RESET invalid when Vdd < VCCminPOR 1,6 2 tbd 1,8 10 1,2 Data input prepared to receive data Start-up and lock PLL Start-up and lock PLL tbd tbd tbd tbd tbd Conditions / Notes Min Typ Max tbd Units s s s s s s s V ms V
VCCminPOR Minimum Supply Voltage for valid Power-On-Reset output
3
Pin 1 2 3
Pin Description
Name RF+ RFPAGND Type A A P Description Power amplifier output (open collector) Power amplifier output (open collector) Power amplifier ground
Note: pin ordering is preliminary - will be fixed at fab-in.
Rev. A, February 2000
Page 11 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
Pin 4 5 6 7 8 9 10 11 12 13 14
Name RESET / TEST XTAL VDDSYN GNDSYN GND uC_CLK WAKEUP D_CLK D_EN DATA VDD
Type O A P P P O I I I I P
Description Power-On-Reset output Test output in test mode XTAL oscillator input PLL, mixer positive supply PLL, mixer, negative supply Negative supply of DC/DC, POR, LBAT, XOSC, Data Interface, SinCos Clock output for micro-controller Wake-up signal, pos. edge wakes up the chip, negative edge stops transmission Data clock, data is clocked into the chip with negative edge of DCLK Data enable, high while data is clocked into the chip Data input for 128 bits of FSK data preceeded by 8 control bits Positive supply of DC/DC, POR, LBAT, XOSC, Data Interface, SinCos
4
Application Schematic
PAGND DC to 80 kHz
RF+ f =868.300 MHz
R F
DRA
QUC
2*BBF
SCG
Protocol Encoder
D_EN D_CLK DATA
RF-
Driving Amplifier.
Quadrature Up Converter 0 90
Baseband Filters
Sin / Cos Generator
Implementation Example
Transmit. Timing
WAKEUP C_CLK
+/-45
DVCC
RF
Reset/Test DVCC
RF_LO = f
VCO
Local Oscillator
LPF
DIV PHD
Clock
XTO
DGND XTAL DGND Oscillator XTAL
G. Schultes, ISM868_TX Revision: 0, 99 07 16
f/64
Loop-filter Phase Detector GNDSYN
VDDSYN VDDSYN
GNDSYN
Figure 6: Basic application schematic of the ASCELL3911.
Rev. A, February 2000
Page 12 of 13
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter - Preliminary Data Sheet ASCELL3911
Austria Mikro Systeme International AG
5
Package Information
Figure 7: Physical dimensions of TSSOP-14. Symbol Minimal (mm/mil) A A1 b D e E E1 L 6,25/0,246 4,30/0,169 0,50/0,020 0 0,65 BSC 6,40/0,252 4,40/0,173 0,60/0,024 4 6,50/0,256 4,50/0,177 0,70/0,028 8 0,05/0,002 0,19/0,0075 Common Dimensions Nominal (mm/mil) 0,10/0,004 Maximal (mm/mil) 1,10/0,0433 0,15/0,006 0,30/0,0118
ASCell's are functional and in-spec circuits, which are usually available as samples with documentation and demoboard. How ever they are intentionally to be used as a basis for ASIC derivatives. If an ASCell fits into a customer's application as it is, it will be immediately qualified and transfered to an ASSP to be ordered as a regular AS product. Copyright (c) 2000, Austria Mikro Systeme International AG, Schlo Premstatten, 8141 Unterpremstatten, Austria. Telefon +43-(0)3136-500-0, Telefax +43-(0)3136-52501, E-Mail info@amsint.com All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, without the prior permission in writing by the copyright holder. To the best of its knowledge, Austria Mikro Systeme International asserts that the information contained in this publication is accurate and correct.
Rev. A, February 2000
Page 13 of 13


▲Up To Search▲   

 
Price & Availability of ASCELL3911

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X