View GS1545-CQR_1245756.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HD-LINX TM GS1545
HDTV Serial Digital Equalizing Receiver
PRELIMINARY DATA SHEET FEATURES * SMPTE 292M compliant * 1.485 and 1.485/1.001Gb/s operation * integrated adaptive cable equalizer * integrated adjustment-free reclocker * 1:20 serial to parallel conversion * selectable reclocked serial output * analog/digital input MUX * carrier detect * LOCK detect * input jitter indicator (IJI) * cable length indication * maximum cable length adjust * 20 bit output * 74.25MHz or 74.25/1.001MHz clock output * single +5.0V power supply * minimal component count for HD SDI receive solutions APPLICATIONS SMPTE 292M Serial Digital Interfaces for Video Cameras, Camcorders, VTR's, Signal Generators, Portable Equipment, and NLE's. DESCRIPTION The GS1545 is a high performance integrated Equalizing Receiver designed for HDTV component signals, conforming to the SMPTE 292M standard. The GS1545 includes adjustment free, adaptive cable equalization, clock and data recovery, and serial to parallel conversion. The Equalizer stage features DC restoration for immunity to the DC content in pathological test patterns. The Clock and Data Recovery stage was designed to automatically recover the embedded clock signal and retime the data from SMPTE 292M compliant digital video signals. There is also a selectable reclocked serial data output and the ability to bypass the reclocker stage. A unique feature, Input Jitter Indicator (IJI), is included for robust system design. This feature is used to indicate excessive input jitter before the chip mutes the outputs. The Serial to Parallel conversion stage provides 1:20 S/P conversion The GS1545 uses the GO1515 external VCO connected to the internal PLL circuitry to achieve ultra low noise PLL performance. ORDERING INFORMATION
PART NUMBER GS1545-CQR PACKAGE 128 pin MQFP TEMPERATURE 0C to 70C
GS1545
SDOint SDI SDI EQUALIZER CORE SDOint ANALOGDIGITAL MUX & BUFFER RECLOCKER CORE
S/P CONVERTER
DATA_OUT[19:0] PCLK_OUT
BUFFER2 SDO SDO DDI DDI_VTT DDI (opt) A/D SDO_EN
SIMPLIFIED BLOCK DIAGRAM
Revision Date: August 2000 GENNUM CORPORATION P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 E-mail: info@gennum.com www.gennum.com
Document No. 522 - 28 - 00
GO1515 CD CLI LFA LFS LFS PLCAP PLCAP IJI
MCLADJ
CABLE LENGTH INDICATOR MAXIMUM CABLE LENGTH ADJUST CARRIER DETECT
CHARGE PUMP
PHASE LOCK
LOGIC
PLL_LOCK
GS1545
SDI SDI
EQ CORE
DC RESTORE BUFFER1 AGC
VCO PHASE DETECTOR PCLK_OUT S/P CONVERTER CORE MUTE SDOint+ SDOintBYPASS MUX ANALOGDIGITAL MUX & BUFFER RECLOCKER CORE DDI DDI_VTT DDI (opt) A/D BYPASS SDO_EN BUFFER2 SDO SDO DATA_OUT[19:0]
EQUALIZER CORE
FUNCTIONAL BLOCK DIAGRAM
ABSOLUTE MAXIMUM RATINGS
TA = 25C, unless otherwise shown.
PARAMETER Supply Voltage (VS) Input Voltage Range (any input) Operating Temperature Range Storage Temperature Range Power Dissipation (VCC = 5.25V) Lead Temperature (soldering 10 seconds) Input ESD Voltage Junction Temperature
VALUE 5.5V VEE - 0.5 < VIN < VCC+ 0.5 0C TA 70C -40C TS 150C 2.1W 260C TBD 125C
2
GENNUM CORPORATION
522 - 28 - 00
DC ELECTRICAL CHARACTERISTICS
VCC = 5V, VEE = 0V, TA = 0C to 70C, Data Rate = 1.485Gb/s.
PARAMETER Positive Supply Voltage Power Consumption Supply Current Output CM Voltage (SDO, SDO) Input DC Voltage (DDI, DDI) Input DC Voltage (SDI, SDI) Serial Inputs (DDI, DDI)
CONDITIONS Operating range VCC = 5; TA = 25C VCC = 5; TA = 25C
SYMBOL VCC PD IS VCM
MIN 4.75 3.75 -
TYP 5.00 1250 250 4.0 4.0 2.7 -
MAX 5.25 4.25 1000 VCC-VSID/2 -
UNITS V mW mA V V V mV V V
TEST LEVEL 1 5
GS1545
1 5 1 1 7 7 1
Differential mode Common mode
VSID VCM VIH
100 2.5+VSID/2 2.0
High Level Input Voltage (A/D, BYPASS) Low Level Input Voltage (A/D, BYPASS) High Level Output Voltage (D[19:0], PCLK) Low Level Output Voltage (D[19:0], PCLK) High Level Output Voltage (PLL_LOCK) Low Level Output Voltage (PLL_LOCK) Low Level Output Voltage (CD) CLI DC Voltage CLI DC Voltage (max cable length) MCLADJ DC Voltage MCLADJ DC Voltage (max cable length) TEST LEVELS
VCC = 5, TA = 25C
VCC = 5, TA = 25C VCC = 5, TA = 25C, ISOURCE = 1.0mA VCC = 5, TA = 25C, ISINK = 1.0mA VCC = 5, TA = 25C, ISOURCE = 200A VCC = 5, TA = 25C, ISINK = 500A ISINK = 500A 1 meter, 800mV p-p Input 100 meters, 800mV p-p Input
VIL VOH
-
-
0.8
V
1
2.4
-
3.0
V
1
VOL
-
-
0.4
V
1
VOH
3.0
-
-
V
1
VOL
-
-
0.4
V
1
VOL
-
0.2 3.3 1.3
-
V V V
1 1 1
1 meter, 800mV p-p Input 100 meters, 800mV p-p Input
-
4.1 3.1
-
V V
1 1
1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges. 2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test. 3. Production test at room temperature and nominal supply voltage. 4. QA sample test. 5. Calculated result based on Level 1,2, or 3. 6. Not tested. Guaranteed by design simulations. 7. Not tested. Based on characterization of nominal parts. 8. Not tested. Based on existing design/characterization data of similar product.
3
GENNUM CORPORATION
522 - 28 - 00
AC ELECTRICAL CHARACTERISTICS - RECLOCKER STAGE
VCC = 5V, TA = 0C to 70C unless otherwise shown.
PARAMETER Serial Input - Data Rate Serial Input - Jitter Tolerance Phase Lock Time Asynchronous Phase Lock Time Synchronous Carrier Detect Timer
CONDITIONS SMPTE 292M Sinewave Modulation (p - p) Loop bandwidth approximately 1.4MHz @ 0.2 UI input jitter modulation (LBCONT floating). Loop bandwidth approximately 1.4MHz @ 0.2 UI input jitter modulation (LBCONT floating). Loop bandwidth approximately 1.4MHz @ 0.2 UI input jitter modulation (LBCONT floating). Loop bandwidth approximately 1.4MHz @ 0.2 UI input jitter modulation (LBCONT floating).
SYMBOL BRSDI JTOL TALOCK
MIN 1.485/1.001 -
TYP 1.485 0.5 200
MAX 250
UNITS Gb/s UI ms
TEST LEVEL 1 1 7
GS1545
TSLOCK
-
2
4
s
7
-
12
-
ms
7
Phase Lock/Unlock Timer (1nF PLCAP) Serial Output - Signal Swing Serial Digital Output - Rise and Fall Time Serial Digital Output - Rise and Fall Time Mismatch Serial Digital Output - Intrinsic Jitter Loop bandwidth
60
-
-
s
7
VSDO tR-SDO, tF-SDO
320 -
400 150
480 270
mV ps
1 7
-
-
100
ps
7
(RMS Jitter for clean PRN 2 input on DDI/DDI inputs) @ 0.2UI jitter modulation LBCONT floating
23
-1
tIJ
-
10
-
ps
2
-
1.4
-
MHz
7
Jitter peaking TEST LEVELS
-
-
0.1
dB
7
1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges. 2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test. 3. Production test at room temperature and nominal supply voltage. 4. QA sample test. 5. Calculated result based on Level 1,2, or 3. 6. Not tested. Guaranteed by design simulations. 7. Not tested. Based on characterization of nominal parts. 8. Not tested. Based on existing design/characterization data of similar product
4
GENNUM CORPORATION
522 - 28 - 00
AC ELECTRICAL CHARACTERISTICS - EQUALIZER STAGE
VCC = 5V, TA = 0C to 70C unless otherwise shown.
PARAMETER Equalization Input Resistance (SDI, SDI) Input Capacitance (SDI, SDI)
CONDITIONS Belden 1694A
SYMBOL
MIN -
TYP 110 2.8 2.0
MAX -
UNITS m k pF
TEST LEVEL 2 7 7
CIN
-
GS1545
AC ELECTRICAL CHARACTERISTICS - SERIAL TO PARALLEL STAGE
VCC = 5V, TA = 0C to 70C unless otherwise shown.
PARAMETER Parallel Output Clock Frequency Clock Pulse Width Low Clock Pulse Width High Output signal Rise/Fall time Output Signal Rise/Fall Time Matching Output Setup Time Output Hold Time
CONDITIONS SMPTE 292M 15pF load 15pF load 15pF load 15pF load 15pF load 15pF load
SYMBOL PCLK_OUT tPWL tPWH tr, tf trfm tOD tOH
MIN 74.25/1.001 5 5 4 5
TYP 74.25 7 6 2000 1000 6 7
MAX 4000 2000 -
UNITS MHz ns ns ps ps ns ns
TEST LEVEL 1 7 7 7 7 2 2
TEST LEVELS 1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges. 2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test. 3. Production test at room temperature and nominal supply voltage. 4. QA sample test. 5. Calculated result based on Level 1,2, or 3. 6. Not tested. Guaranteed by design simulations. 7. Not tested. Based on characterization of nominal parts. 8. Not tested. Based on existing design/characterization data of similar product.
5
GENNUM CORPORATION
522 - 28 - 00
GS1545
GENNUM CORPORATION
PIN CONNECTIONS
PLL_LOCK
DFT_VEE
LFA_VCC
LFA_VEE
LBCONT
PLCAP
PLCAP
VCO
VCO
LFS
LFS
LFA
DM
DM
NC
NC
NC
NC
NC
NC
NC
NC 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
NC 101
NC 100
NC 99
NC 97
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
IJI
98
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
NC NC BYPASS DDI_VTT NC DDI DDI PD_VCC A/D PDSUB_VEE PD_VEE NC NC NC EQI_VCC NC NC EQI_VEE NC SDI NC SDI NC EQI_VEE NC NC
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39
DATA_OUT[19] DATA_OUT[18] DATA_OUT[17] DATA_OUT[16] DATA_OUT[15] DATA_OUT[14] NC NC DATA_OUT[13] DATA_OUT[12] DATA_OUT[11] DATA_OUT[10] NC NC DATA_OUT[9] DATA_OUT[8] DATA_OUT[7] DATA_OUT[6] DATA_OUT[5] DATA_OUT[4] DATA_OUT[3] DATA_OUT[2] DATA_OUT[1] DATA_OUT[0] NC NC
GS1545 TOP VIEW
6
522 - 28 - 00
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
1 NC
2 NC
3 NC
4 NC
5 MCLADJ
6 NC
7 CLI
8 NC
9 NC
NC
NC
CD
EQO_VEE
NC
NC
EQO_VCC
SDO
SDO
SDO_VEE
SDO_EN
SDO_VCC
NC
NC
NC
NC
NC
NC
NC
NC
SP_VCC
SP_VCC
SP_VEE
SP_VEE
PCLK_OUT
PCLK_VCC
PCLK_VEE
NC
NC
PIN DESCRIPTIONS
NUMBER 1, 2, 3, 4, 6, 8, 9, 10, 11, 14, 15, 22, 23, 24, 25, 26, 27, 28, 29, 37, 38, 39, 40, 51, 52, 57, 58, 65, 66, 67, 68, 69, 70, 71, 77, 78, 82, 83, 84, 87, 88, 90, 92, 94, 95, 97, 99, 100, 101, 102, 103, 104, 107, 114, 115, 116, 118, 119, 121, 123, 125, 127, 128 5 SYMBOL NC LEVEL TYPE DESCRIPTION No Connect. Leave these pins floating.
GS1545
MCLADJ
Analog
Input
Control Signal Input. Adjusts the maximum amount of cable for the equalizer (from 0m to the maximum cable length). Normally the output is muted (latched to the last state) when the set maximum cable length is exceeded. To achieve maximum cable length, this pin should be left open (floating). Status Control Signal. The Cable Length Indication (CLI) signal provides approximate voltage representation of the amount of cable being equalized. Status Signal. The Carrier Detect indicator is used as an output status signal. When the CD output is low, the carrier is present and the data output is active. When the CD output is high, the carrier is not present and the data output is muted (latched to the last state). This indicates that the maximum cable length as set by MCLADJ has been reached.
7
CLI
Analog
Output
12
CD
Digital
Output
13
EQO_VEE EQO_VCC SDO, SDO
Power
Input
Negative Supply. Most negative power supply connection for Equalizer output buffer stage. Positive Supply. Most positive power supply connection for Equalizer output buffer stage. Serial Data Output. Differential outputs. 50 pull up resistors are included on chip. Ensure that the trace length between the GS1545 and the GS1508 Cable driver is kept to a minimum and that a PCB trace characteristic impedance of 50 is maintained between the GS1508 and the GS1545. 50 end termination is recommended.
16
Power
Input
17, 18
ECL/PECL compatible
Output
19
SDO_VEE SDO_EN
Power
Input
Negative Supply. Most negative power supply connection for serial data output stage. Control Signal Input. Used to enable or disable the serial output stage. If a loop through function is not required, then this pin should be tied to the most positive power supply voltage. When SDO_EN is tied to the most negative power supply voltage, the SDO, SDO outputs are enabled. When SDO_EN is tied to the most positive power supply voltage, the SDO, SDO outputs are disabled.
20
Power
Input
21
SDO_VCC SP_VCC
Power
Input
Positive Supply. Most positive power supply connection for serial data output stage. Positive Supply. Most positive power supply connection for serial to parallel converter stage.
30, 31
Power
Input
7
GENNUM CORPORATION
522 - 28 - 00
PIN DESCRIPTIONS (Continued)
NUMBER 32, 33 SYMBOL SP_VEE PCLK_OUT LEVEL Power TYPE Input DESCRIPTION Negative Supply. Most negative power supply connection for the parallel output stage. Output Clock. The device uses PCLK_OUT for clocking the output data stream from DATA_OUT[19:0]. This clock is also used to clock the data into the GS1500 HDTV Deformatter or GS1510 Deformatter. Positive Supply. Most positive supply connection for parallel clock output stage. Negative Supply. Most negative power supply connection for parallel clock output stage. Parallel Data Output Bus. The device outputs a 20 bit parallel data stream running at 74.25 or 74.25/1.001MHz on DATA_OUT[19:0]. DATA_OUT[19] is the MSB and DATA_OUT[0] is the LSB.
34
TTL
Output
GS1545
35
PCLK_VCC PCLK_VEE DATA_OUT[19:0]
Power
Input
36
Power
Input
41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 53, 54, 55, 56, 59, 60, 61, 62, 63, 64 72 73 74
TTL
Output
LFA_VCC LFA LBCONT
Power Analog Analog
Input Output Input
Positive Supply. Loop filter most positive power supply connection. Control Signal Output. Control voltage for GO1515 VCO. Control Signal Input. Used to provide electronic control of Loop Bandwidth. Negative Supply. Loop filter most negative power supply connection. Most negative power supply connection - enables the jitter demodulator functionality. This pin should be connected to ground. If left floating, the DM function is disabled resulting in a current saving of 340A. Test Signal. Used for manufacturing test only. These pins must be floating for normal operation.
75 76
LFA_VEE DFT_VEE
Power Power
Input Input
79, 80
DM, DM
Analog
Output
81, 85 86
LFS, LFS IJI
Analog Analog
Input Output
Loop Filter Connections. Status Signal Output. Approximates the amount of excessive jitter on the incoming DDI and DDI input. Control Signal Input. Input pin is AC coupled to ground using a 50 transmission line. Control Signal Input. Voltage controlled oscillator input. This pin is connected to the output pin of the GO1515 VCO. This pin must be connected to the GO1515 VCO output pin via a 50 transmission line.
89
VCO
Analog
Input
91
VCO
Analog
Input
93, 96 98
PLCAP, PLCAP PLL_LOCK
Analog TTL
Input Output
Control Signal Input. Phase lock detect time constant capacitor. Status Indicator Signal. This signal is a combination (logical AND) of the carrier detect and phase lock signals. When input is present and PLL is locked, the PLL_LOCK goes high and the outputs are valid. When the PLL_LOCK output is low the data output is muted (latched at the last state). PLL_LOCK is independent of the BYPASS signal.
105
BYPASS
TTL
Input
Control Signal Input. Selectable input that controls whether the input signal is reclocked or passed through the chip. When BYPASS is high; the input signal is reclocked. When BYPASS is low; the input signal is passed through the chip and not reclocked. Muting does not effect bypassed signal.
8
GENNUM CORPORATION
522 - 28 - 00
PIN DESCRIPTIONS (Continued)
NUMBER 106 SYMBOL DDI_VTT LEVEL Analog TYPE Input DESCRIPTION Bias Input. Selectable input for interfacing standard ECL outputs requiring 50 pull down to VTT power supply for a seamless interface.
See Typical Application Circuit for recommended circuit application.
108, 109 DDI, DDI Differential ECL/PECL Input Digital Data Input Signals. Digital input signals from a GS1504 Equalizer or HD crosspoint switch. Because of on chip 50 termination resistors, a PCB trace characteristic impedance of 50 is recommended. 110 PD_VCC A/D Power Positive Supply. Phase detector most positive power supply connection. Input Control Signal Input. Used to select between the SDI/SDI input or DDI/DDI input. When A/D is HIGH; the SDI/SDI input is selected. When A/D is LOW; the DDI/DDI input is selected. 112 PDSUB_VEE PD_VEE EQI_VCC EQI_VEE SDI, SDI Power Input Substrate Connection. Connect to phase detector's most negative power supply. Negative Supply. Phase detector most negative power supply connection. Positive Supply. Most positive power supply connection for serial input stage. Negative Supply. Most negative power supply connection for serial input stage. Serial Data Input Signals. AC coupled termination is recommended. Single ended to differential conversion is also feasible. The SDI and SDI input is selected when the A/D signal is high. Ensure that the trace length between the input connector and the GS1545 IC is kept to a minimum and that a PCB trace characteristic impedance of 75 is maintained between the connector and the device.
GS1545
111
TTL
113
Power
Input
117
Power
Input
120, 126
Power
Input
122, 124
Analog
Input
9
GENNUM CORPORATION
522 - 28 - 00
INPUT/OUTPUT CIRCUITS
PD_VCC
5k
GS1545
PD_VCC 20k 20k PLCAP 10k PLCAP
PD_VEE DDI 50 DDI_VTT 50 DDI
100A PD_VEE
Fig. 1 DDI/DDI Input Circuit Fig. 4 PLCAP/PLCAP Output Circuit
PD_VCC
5k
5k
500 LFA
LFA_VCC
10k
10k
40 40
31p PD_VEE VCO
5mA 100A LFA_VEE
VCO
50
Fig. 2 VCO/VCO Input Circuit Fig. 5 LFA Circuit
PD_VCC 10k DM 10k 25k DM LFA_VCC
85A DFT_VEE
LFS 400A
LFA_VEE
Fig. 3 DM/DM Output Circuit
Fig. 6 LFS Output Circuit
10
GENNUM CORPORATION
522 - 28 - 00
LFA_VCC 10k 5k 16k
PD_VCC
LFS 100A 100A 100A 100A LFA_VEE BYPASS
+ -
V = 2.4V
GS1545
100A PD_VEE
Fig. 7 LFS Input Circuit
Fig. 11 BYPASS Circuit
PD_VCC 10k 20k PLL_LOCK
LFA_VCC
LBCONT 5k
PD_VEE
LFA_VEE
Fig. 8 PLL_LOCK Output Circuit
Fig. 12 LBCONT Circuit
PD_VCC 10k IJI SP_VCC
5k VCC 30k A PD_VEE
100 D[19:0] 27k SP_VEE
Fig. 9 IJI Output Circuit
Fig. 13 D[19:0] Output Circuit
PD_VCC 16k 20k PCLK_VCC + 2.4V
A/D
100 PCLK 100A PD_VEE 27k PCLK_VEE
Fig. 10 A/D Input Circuit
Fig. 14 PCLK Output Circuit
11
GENNUM CORPORATION
522 - 28 - 00
SDO_VCC
50 SDO_VCC SDO SDO_EN 20k
50
SDO
GS1545
2k SDO_VEE SDO_VEE
Fig. 15 SDO_EN Circuit
Fig. 18 Serial Output Stage Circuit
EQI_VCC 10k 6k SDI RC 7k 7k 6k SDI + 10k
EQO_VCC
CLI
EQI_VEE
Fig. 16 Equalizer Input Circuit
Fig. 19 CLI Output Circuit
EQI_VCC
EQO_VCC
40k + MCLADJ OUTPUT STAGE MUTE CONTROL
20k
42
10k CD
EQI_VEE
EQO_VEE
Fig. 17 MCLADJ Equivalent Circuit
Fig. 20 CD Circuit
12
GENNUM CORPORATION
522 - 28 - 00
DETAILED DESCRIPTION The GS1545 is a single standard equalizing receiver for serial digital HDTV signals at 1.485Gb/s and 1.485/1.001Gb/s.
UNIQUE SLEW PHASE LOCK LOOP (S-PLL):
A unique feature of the GS1545 is the innovative slew phase lock loop (S-PLL). When a step phase change is applied to the PLL, the output phase gains constant rate of change with respect to time. This behaviour is termed slew. Figure 21 shows an example of input and output phase variation over time for slew and linear (conventional) PLLs. Since the slewing is a nonlinear behavior, the small signal analysis cannot be done in the same way as the standard PLL. However, it is still possible to plot input jitter transfer characteristics at a constant input jitter modulation.
Because most of the PLL circuitry is digital, it is more like other digital systems which are generally more robust than their analog counterparts. Additionally, signals like DM/DM which represent the internal functionality can be generated without adding additional artifacts. Thus, system debugging is also possible with these features. The complete slew PLL is made up of several blocks including the phase detector, the charge pump and an external Voltage Controlled Oscillator (VCO).
DIGITAL INPUT BUFFER
GS1545
The input buffer is a self-biased circuit. On-chip 50 termination resistors provide a seamless interface for other HD-LINXTM products such as the GS1504 Adaptive Cable Equalizer. The digital input is selected by applying a logic low to the A/D pin.
ANALOG INPUT
0.2
INPUT 0.1 OUTPUT
0.0
SLEW PLL RESPONSE
The HD serial data signal may be connected to the input pins (SDI/SDI) in either a differential or single ended configuration. AC coupling of the inputs is recommended, as the SDI and SDI inputs are internally biased at approximately 2.7 volts. The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length. The analog input is selected by applying a logic high to the A/D pin. The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by an internal AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC coupling.
PHASE DETECTOR
PHASE (UI) PHASE (UI)
0.2 INPUT 0.1 OUTPUT
0.0
LINEAR (CONVENTIONAL) PLL RESPONSE
Fig. 21 PLL Characteristics
Slew PLLs offer several advantages such as excellent noise immunity. Because of the infinite bandwidth for an infinitely small input jitter modulation (or jitter introduced by VCO), the loop corrects for that immediately thus the small signal noise of the VCO is cancelled. The GS1545 uses a very clean, external VCO called the GO1515 (refer to the GO1515 Data Sheet for details). In addition, the bi-level digital phase detector provides constant loop bandwidth that is predominantly independent of the data transition density. The loop bandwidth of a conventional tri-stable charge pump drops with reducing data transitions. During pathological signals, the data transition density reduces from 0.5 to 0.05, but the slew PLL's performance essentially remains unchanged.
The phase detector portion of the slew PLL used in the GS1545 is a bi-level digital phase detector. It indicates whether the data transition occurred before or after with respect to the falling edge of the internal clock. When the phase detector is locked, the data transition edges are aligned to the falling edge of the clock. The input data is then sampled by the rising edge of the clock, as shown in Figure 22. In this manner, the allowed input jitter is 1UI p-p in an ideal situation. However, due to setup and hold time, the GS1545 typically achieves 0.5UI p-p input jitter tolerance without causing any errors in this block. When the
13
GENNUM CORPORATION
522 - 28 - 00
signal is locked to the internal clock, the control output from the phase detector is refreshed at the transition of each rising edge of the data input. During this time, the phase of the clock drifts in one direction.
PHASE ALIGNMENT EDGE IN-PHASE CLOCK RE-TIMING EDGE
VCO
The GO1515 is an external hybrid VCO, which has a centre frequency of 1.485GHz and is also guaranteed to provide 1.485/1.001GHz within the control voltage (3.1V - 4.65V) of the GS1545 over process, power supply and temperature. The GO1515 is a very clean frequency source and, because of the internal high Q resonator, it is an order of magnitude more immune to external noise as compared to on-chip VCOs. The VCO gain, K, is nominally 16MHz/V. The control voltage around the average LFA voltage will be 500 x P/2. This will produce two frequencies off from the centre by =K x 500 x P/2.
LBCONT
GS1545
0.5UI INPUT DATA WITH JITTER
OUTPUT DATA
Fig. 22 Phase Detector Characteristics
During pathological signals, the amount of jitter that the phase detector will add can be calculated. By choosing the proper loop bandwidth, the amount of phase detector induced jitter can also be limited. Typically, for a 1.41MHz loop bandwidth at 0.2UI input jitter modulation, the phase detector induced jitter is about 0.015UIp-p. This is not very significant, even for the pathological signals.
CHARGE PUMP
The LBCONT pin is used to adjust the loop bandwidth by externally changing the internal charge pump current. For maximum loop bandwidth, connect LBCONT to the most positive power supply. For medium loop bandwidth, connect LBCONT through a pull-up resistor (RPULL-UP). For low loop bandwidth, leave LBCONT floating. The formula below shows the loop bandwidth for various configurations. ( 25k + R PULL - UP ) LBW = LBW NOMINAL x ----------------------------------------------------( 5k + R PULL - UP ) where LBW nominal is the loop bandwidth when LBCONT is left floating.
LOOP BANDWIDTH OPTIMIZATION
The charge pump in a slew PLL is different from the charge pump in a linear PLL. There are two main functions of the charge pump. One function is to hold the frequency information of the input data. This information is held by CCP1, which is connected between LFS and LFS. The other capacitor, CCP2 between LFS and LFA_GND is used to remove common mode noise. Both CCP1 and CCP2 should be the same value. The second function of the charge pump is to provide a binary control voltage to the VCO depending upon the phase detector output. The output pin, LFA controls the VCO. Internally there is a 500 pull-up resistor, which is driven with a 100A current called P. Another analog current F, with 5mA maximum drive proportional to the voltage across the CCP1, is applied at the same node. The voltage at the LFA node is VLFA_VCC - 500(P+F) at any time. Because of the integrator, F changes very slowly whereas P could change at the positive edge of the data transition as often as a clock period. In the locked position, the average voltage at the LFA (VLFA_VCC - 500(P/2+F) is such that VCO generates frequency , equal to the data rate clock frequency. Since P is changing all the time between 0A and 100A, there will be two levels generated at the LFA output.
Since the feed back loop has only digital circuits, the small signal analysis does not apply to the system. The effective loop bandwidth scales with the amount of input jitter modulation index.
PHASE LOCK
The phase lock circuit is used to determine the phase locked condition. It is done by generating a quadrature clock by delaying the in-phase clock (the clock whose falling edge is aligned to the data transition) by 166ps (0.25UI at 1.5GHz) with the tolerance of 0.05UI. When the PLL is locked, the falling edge of the in-phase clock is aligned with the data edges as shown in Figure 23. The quadrature clock is in a logic high state in the vicinity of input data transitions. The quadrature clock is sampled and latched by positive edges of the data transitions. The generated signal is low pass filtered with an RC network. The R is an on-chip 20k resistor and CPL is an external capacitor (recommended value 10nF). The time constant is about 67s, or more than a video line.
14
GENNUM CORPORATION
522 - 28 - 00
PHASE ALIGNMENT EDGE IN-PHASE CLOCK
RE-TIMING EDGE
P-P SINE WAVE JITTER IN UI 0.00 0.15
IJI VOLTAGE 4.75 4.75 4.75 4.70
0.5UI INPUT DATA WITH JITTER 0.25UI QUADERATURE CLOCK
0.30 0.39 0.45 0.48 0.52 0.55 0.58
GS1545
4.60 4.50 4.40 4.30 4.20 4.10 3.95
PLCAP SIGNAL
0.60 0.63
PLCAP SIGNAL
Fig. 23 PLL Circuit Principles
5.0 4.8 4.6 4.4 4.2 4.0 3.8 3.6
If the signal is not locked, the data transition phase could be anywhere with respect to the internal clock or the quadrature clock. In this case, the normalized filtered sample of the quadrature clock will be 0.5. When VCO is locked to the incoming data, data will only sample the quadrature clock when it is logic high. The normalized filtered sample quadrature clock will be 1.0. We chose a threshold of 0.66 to generate the phase lock signal. Because the threshold is lower than 1, it allows jitter to be greater than 0.5UI before the phase lock circuit reads it as "not phase locked".
INPUT JITTER INDICATOR (IJI)
IJI SIGNAL (V)
0.00
0.20
0.40
0.60
0.80
INPUT JITTER (UI)
Fig. 24 Input Jitter Indicator (Typical at TA = 25C) JITTER DEMODULATION (DM)
This signal indicates the amount of excessive jitter (beyond the quadrature clock window 0.5UI), which occurs beyond the quadrature clock window (see Figure 23). All the input data transitions occurring outside the quadrature clock window, will be captured and filtered by the low pass filter as mentioned in the Phase Lock section. The running time average of the ratio of the transitions inside the quadrature clock and outside the quadrature is available at the PLCAP/PLCAP pins. A signal, IJI, which is the buffered signal available at the PLCAP is provided so that loading does not effect the filter circuit. The signal at IJI is referenced with the power supply such that the factor VIJI /V CC is a constant over process and power supply for a given input jitter modulation. The IJI signal has 10k output impedance. Figure 24 shows the relationship of the IJI signal with respect to the sine wave modulated input jitter.
The differential jitter demodulation (DM) signal is available at the DM and DM pins. This signal is the phase correction signal of the PLL loop, which is amplified and buffered. If the input jitter is modulated, the PLL tracks the jitter if it is within loop bandwidth. To track the input jitter, the VCO has to be adjusted by the phase detector via the charge pump. Thus, the signal which controls the VCO contains the information of the input jitter modulation. The jitter demodulation signal is only valid if the input jitter is less than 0.5UIp-p. The DM/DM signals have 10k output impedance, which could be low pass filtered with appropriate capacitors to eliminate high frequency noise. DFT_VEE should be connected to GND to activate DM/DM signals. The DM signals can be used as diagnostic tools. Assume there is an HDTV SDI source, which contains excessive noise during the horizontal blanking because of the transient current flowing in the power supply. In order to discover the source of the noise, one could probe around
15
GENNUM CORPORATION
522 - 28 - 00
the source board with a low frequency oscilloscope (Bandwidth < 20MHz) that is triggered with an appropriately filtered DM/DM signal. The true cause of the modulation will be synchronous and will appear as a stationary signal with respect to the DM/DM signal. Figure 25 shows an example of such a situation. An HDTV SDI signal is modulated with a modulation signal causing about 0.2UI jitter in Figure 25 (Channel 1). The GS1545 receives this signal and locks to it. Figure 25 (Channel 2) shows the DM signal. Notice the wave shape of the DM signal, which is synchronous to the modulating signal. The DM/DM signal could also be used to compare the output jitter of the HDTV signal source.
SERIAL OUTPUT STAGE
The serial output signals have a nominal voltage of 400mVpp differential, or 200mVpp single ended when terminated with 50.
SDO_EN
The SDO_EN enables or disables the serial output driver. To disable the driver, tie SDO_EN to VCC. To enable the driver, tie SDO_EN to VEE. When disabled, the supply current is reduced by approximately 10mA.
A/D
GS1545
A/D is a TTL compatible input pin used to select between the analog or digital input. When A/D is at logic high, the analog input is selected. When A/D is low, the digital input is enabled.
CLI
The voltage output of CLI pin is proportional to the amount of cable present at the GS1545 analog input. With 0m of cable (800mV input signal levels), the CLI output voltage is approximately 3.3V. As the cable length increases, the CLI voltage decreases providing correlation between the CLI voltage and cable length. CLI voltage will be a function of the launch voltage and cable type/quality.
MCLADJ
Fig. 25 Jitter Demodulation Signal LOCK LOGIC
Logic is used to produce the PLL_LOCK signal which is based on the LFS signal and phase lock signal. When there is not any data input, the integrator will charge and eventually saturate at either end. By sensing the saturation of the integrator, it is determined that no data is present. If either data is not present or phase lock is low, the lock signal is made low. Logic signals are used to acquire the frequency by sweeping the integrator. Injecting a current into the summing node of the integrator achieves the sweep. The sweep is disabled once phase lock is asserted. The direction of the sweep is also changed once LFS saturates at either end.
BYPASS
The outputs of the GS1545 can be muted when the input signal decreases below a preselected input level. The MCLADJ pin may be left unconnected for applications where output muting is not required. The use of a Carrier Detect function with a fixed internal reference does not solve this problem since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference.
CARRIER DETECT
The CD pin is a TTL compatible output signal. When a carrier is detected at the analog input, the CD pin is pulled low. When a carrier is not detected, the CD will be pulled high.
SERIAL TO PARALLEL CONVERTER
The BYPASS block bypasses the reclocked/mute path of the data whenever a logic low input is applied to the BYPASS input. In the bypass mode, the mute does not have any effect on the outputs. Also, the internal PLL still locks to a valid HDTV signal and shows PLL_LOCK.
The high-speed serial to parallel converter accepts differential clock and data signals from the reclocker core. The S/P core converts this serial output into a 20-bit wide data stream (D[19:0]). It also provides a parallel clock, which is 1/20th the serial clock rate (PCLK_OUT). The outputs of the S/P block are TTL compatible. When the PLL loses lock, the parallel clock continues to freewheel. The parallel clock and data outputs were designed for seamless interfaces to the GS1500 and GS1510.
16
GENNUM CORPORATION
522 - 28 - 00
nc 102 nc 101
nc 100 nc 99
98 PLL_LOCK nc 97 PLCAP 96
LFA_VCC 72 nc 71 nc 70
nc 95 nc 94 93 PLCAP 92 nc 91 VCO nc 90
VCO 89 nc 88
nc 87 IJI 86
LFS 85 84 nc nc 83
nc 82 81
DM 80 79 DM nc 78 nc 77
DFT_VEE 76 75 LFA_V
LBCONT 74 LFA 73
nc 69 nc 68
nc 67 nc 66
C25 J5 10n
BYPASS
103 nc 104 nc 105 BYPASS 106 DDI_V TT 107 nc 108 DDI 109 DDI 110 PD_V CC 111 A/D 112 PDSUB_VEE 113 PD_V EE 114 nc 115 nc
LFS
nc 65
EE
J6
47
A/D
VCC
VCC
SECOND PAIR OF BNC SHOWN IS FOR DUAL FOOTPRINT OPTION ON INPUT CONNECTORS J1 L5 10nH
116 nc ANALOG POWER PLANE 117 EQI_V
CC
100n
VCC
VCC
17 SDO 18 SDO 19 SDO_V EE 20 SDO_EN 21 SDO_VCC 22 nc 23 nc 24 nc 25 nc
12 CD 13 EQO_V
14 nc 15 nc 16 EQO_V
CLI 8 nc 9 nc 10 nc 11 nc
33 SP_V EE 34 PCLK_OUT 35 PCLK_V CC 36 PCLK_V
CC
EE
31 SP_V CC 32 SP_V
5 MCLAD 6 nc
CC
29 nc 30 SP_V
1 nc 2 nc
3 nc 4 nc
26 nc 27 nc 28 nc
EE
C19
CLI
C22 10n VCC R17 2k VCC
SDO_EN
VCC VCC C24 + 47 J7 VCC PCLK
10n
All resistors in ohms, all capacitors in farads, unless otherwise shown.
R8 15k
CD
R6 10k
+
C23 J4 47
37 nc 38 nc
7
EE
GS1545
GENNUM CORPORATION
C32 C33 47
VCC 5k C28 + C26 10n 1 C34 + 1
LFA
VCC
V C35 CC 10n
VCO
C29 10n
C30 10n
C31 10n
C65 10n
C27
PLL_LOCK
10n
(110/112) (19/21) (30-31/32-33) (35/36)
D19 64 D18 63 D17 D16 D15 62 61 60
D19 D18 D17 D16 D15 D14
VCC VCO POWER PLANE L17
C64 10 C61 100n L16 C60 10 C59
59 D14 nc 58 nc 57 56 D13 D12 55 D11 54 D10 53 nc 52 nc 51 D9 50 49 D8 48 D7 47 D6 46 D5 45 D4 D3 44 D2 D1 43 42
TYPICAL APPLICATION CIRCUIT
D13 D12 D11 D10
GS1545
MAIN POWER PLANE
NOTE: L8 to L11, L16 and L17 are 0 RESISTORS. USE 12nH INDUCTORS IN NOISY ENVIRONMENTS.
17
522 - 28 - 00
C52 100n C49 10
VCC
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BNC_ANCHOR
1p5 R12 75 R15 75 R13
J3
118 nc 10n 119 nc 120 EQI_V EE 121 nc C18 122 SDI 123 nc 47p C20 124 SDI 125 nc 47p 126 37.5 EQI_VEE 127 nc 128 nc C17
VCC C54 100n C55 10
L10 C53 10 L11
VCC C56 100n
L8 C51 10 C50 DIGITAL POWER PLANE 100n
L9
41 D0 nc 40 nc 39
TYPICAL APPLICATION CIRCUIT (continued)
GO1515 VCO
LFA
POWER CONNECT
C43 VCC 100n C42 + 10
VCC 3
VCC
+
C41 10 C44
GS1545
2
4
VCTR 1
100n
GND
U2 GND GO1515
GND
8
GS1545 LOCK DETECT
VCC R27 R26 Q3 LED3 150
6 GND
5 O/P
7 nc
VCO
PLL_LOCK
22k
GS1545 CONFIGURATION JUMPERS
VCC VCC VCC
GS1545 CD
VCC Q1
BYPASS
A/D
SDO_EN CD
R25 20k
R28 LED4 150
All resistors in ohms, all capacitors in farads, unless otherwise shown.
APPLICATION INFORMATION Please refer to the EBHDRX evaluation board documentation for more detailed application and circuit information on using the GS1545 with the GS1500 and GS1510 Deformatters.
18
GENNUM CORPORATION
522 - 28 - 00
PACKAGE DIMENSIONS
23.20 0.25 20.0 0.10 18.50 REF
GS1545
12 TYP 12.50 REF 17.20 0.25 0.75 MIN 0 -7 0.30 MAX RADIUS
14.0 0.10
0-7 0.13 MIN. RADIUS 1.6 REF 3.00 MAX 128 pin MQFP All dimensions are in millimetres. 0.88 0.15
0.50 BSC
0.27 0.08
2.80 0.25
CAUTION
ELECTROSTATIC SENSITIVE DEVICES
DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION
DOCUMENT IDENTIFICATION
PRELIMINARY DATA SHEET The product is in a preproduction phase and specifications are subject to change without notice.
REVISION NOTES: Upgraded to Preliminary Data Sheet; Updated Functional Block Diagram and Typical Application Circuit; Updated Absolute Maximum Ratings, AC and DC Electrical Characteristics Tables; Updated Pin Connections and Description. For latest product information, visit www.gennum.com
GENNUM JAPAN CORPORATION C-101, Miyamae Village, 2-10-42 Miyamae, Suginami-ku Tokyo 168-0081, Japan Tel. +81 (03) 3334-7700 Fax. +81 (03) 3247-8839 GENNUM UK LIMITED 25 Long Garden Walk, Farnham, Surrey, England GU9 7HX Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523
GENNUM CORPORATION
MAILING ADDRESS: P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 SHIPPING ADDRESS: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5
Gennum Corporation assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement. (c) Copyright May 2000 Gennum Corporation. All rights reserved. Printed in Canada.
19
522 - 28 - 00

▲Up To Search▲

Price & Availability of GS1545-CQR

	To Download GS1545-CQR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .