Part Number Hot Search : 
67100 L101G A1227A E003732 PSMN1R CLP42 GBC20 PSMN1R
Product Description
Full Text Search
 

To Download PI74LPT16501 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LPT16501 18-BIT REGISTERED TRANSCEIVERS
PI74LPT16501
Fast CMOS 18-Bit Registered Transceivers
Product Features
* Compatible with LCXTM and LVTTM families of products * Supports 5V Tolerant Mixed Signal Mode Operation - Input can be 3V or 5V - Output can be 3V or connected to 5V bus * Advanced Low Power CMOS Operation * Excellent output drive capability: Balanced drives (24 mA sink and source) * Pin compatible with industry standard double-density pinouts * Low ground bounce outputs * Hysteresis on all inputs * Industrial operating temperature range: -40C to +85C * Multiple center pins and distributed Vcc/GND pins minimize switching noise * Packages available: - 56-pin 240 mil wide plastic TSSOP (A) - 56-pin 300 mil wide plastic SSOP (V)
1 2 3 4 5 6 7 8 9 10 11 12
Product Description
Pericom Semiconductor's PI74LPT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades. The PI74LPT16501 is an 18-bit registered bus transceiver designed with D-type latches and flip-flops to allow data flow in transparent, latched, and clocked modes. The Output Enable (OEAB and OEBA, Latch Enable (LEAB and LEBA) and Clock (CLKAB and CLKBA) inputs control the data flow in each direction. When LEAB is HIGH, the device operates in transparent mode for A-toB data flow. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. The A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB, if LEAB is LOW. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar using OEBA, LEBA and CLKBA. This high-speed, low power device offers a flow-through organization for ease of board layout. The PI74LPT16501 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3V/5.0V system.
Logic Block Diagram
OEAB
CLKBA
LEBA
OEBA
CLKAB
LEAB C A1 D C B1 D
13 14 15
C D
C D
TO 17 OTHER CHANNELS
1
PS2071A 01/16/97
Product Pin Description
Pin Name OEAB OEBA LEAB LEBA CLKAB CLKBA Ax Bx GND VCC Description A-to-B Output Enable Input B-to-A Output Enable Input (Active LOW) A-to-B Latch Enable Input B-to-A Latch Enable Input A-to-B Clock Input B-to-A Clock Input A-to-B Data Inputs or B-to-A 3-State Outputs B-to-A Data Inputs or A-to-B 3-State Outputs Ground Power
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LPT16501 18-BIT REGISTERED TRANSCEIVERS
Truth Table(1,4)
OEAB L H H H H H H Inputs LEAB CLKAB X X H X H X L L L L L H Ax X L H L H X X Outputs Bx Z L H L H B(2) B(3)
Product Pin Configuration
OEAB LEAB A0 GND A1 A2 VCC A3 A4 A5 GND A6 A7 A8 A9 A10 A11 GND A12 A13 A14 VCC A15 A16 GND A17 OEBA LEBA
1 2 3 4 5 6 7 8 9 10 11 56-PIN 12 V56 13 A56 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
GND CLKAB B0 GND B1 B2 VCC B3 B4 B5 GND B6 B7 B8 B9 B10 B11 GND B12 B13 B14 VCC B15 B16 GND B17 CLKBA GND
Notes: 1. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA. 2. Output level before the indicated steady-state input conditions were established. 3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW. 4. H = High Voltage Level L = Low Voltage Level Z = High Impedance = LOW-to-HIGH Transition
2
PS2071A 01/16/97
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LPT16501 18-BIT REGISTERED TRANSCEIVERS
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ............................................................. -55C to +125C Ambient Temperature with Power Applied ............................ -40C to +85C Supply Voltage to Ground Potential (Inputs & Vcc Only) ...... -0.5V to +7.0V Supply Voltage to Ground Potential (Outputs & D/O Only) .. -0.5V to +7.0V DC Input Voltage .................................................................... -0.5V to +7.0V DC Output Current .............................................................................. 120 mA Power Dissipation .................................................................................... 1.0W Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
1 2 3 4
DC Electrical Characteristics (Over the Operating Range, TA = -40C to +85C, VCC = 2.7V to 3.6V)
Parameters VIH VIL IIH IIL IOZH IOZL VIK IODH IODL VOH Description Input HIGH Voltage (Input pins) Input HIGH Voltage (I/O pins) Input LOW Voltage (Input and I/O pins) Input HIGH Current (Input pins) Input HIGH Current (I/O pins) Input LOW Current (Input pins) Input LOW Current (I/O pins) High Impedance Output Current (3-State Output pins) Clamp Diode Voltage Output HIGH Current Output LOW Current Output HIGH Voltage Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level Min. 2.2 2.0 -0.5 Typ(2) -- -- -- -- -- -- -- -- -- -0.7 -60 90 -- 3.0 3.0 -- -- 0.2 0.3 -85 -- 150 Max. 5.5 5.5 0.8 1 1 1 1 1 1 -1.2 -110 200 -- -- -- -- 0.2 0.4 0.5 -240 100 -- Units V V V A A A A A A V mA mA V V V V V V mA A mV
5 6 7 8 9 10 11 12 13 14 15
VOL
Output LOW Voltage
IOS IOFF VH
Short Circuit Current(4) Power Down Disable Input Hysteresis
VCC = Max. VIN = 5.5V -- VCC = Max. VIN = VCC -- VCC = Max. VIN = GND -- VCC = Max. VIN = GND -- VCC = Max. VOUT = 5.5V -- VCC = Max. VOUT = GND -- VCC = Min., IIN = -18 mA -- VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3) -36 VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3) 50 VCC = Min. IOH = -0.1 mA Vcc-0.2 VIN = VIH or VIL IOH = -3 mA 2.4 VCC = 3.0V, IOH = -8 mA 2.4(5) VIN = VIH or VIL IOH = -24 mA 2.0 VCC = Min. IOL = 0.1 mA -- VIN = VIH or VIL IOL = 16 mA -- IOL = 24 mA -- VCC = Max.(3), VOUT = GND -60 VCC = 0V, VIN or VOUT 4.5V -- --
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 3.3V, +25C ambient and maximum loading. 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. 4. This parameter is guaranteed but not tested. 5. VOH = VCC - 0.6V at rated current.
3
PS2071A 01/16/97
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LPT16501 18-BIT REGISTERED TRANSCEIVERS
Power Supply Characteristics
Parameters Description ICC ICC ICCD Quiescent Power Supply Current Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply(4) Test Conditions(1) VCC = Max. VCC = Max. VCC = Max., Outputs Open XOE = GND One Bit Toggling 50% Duty Cycle VCC = Max., Outputs Open fI = 10 MHZ 50% Duty Cycle XOE = GND One Bit Toggling VCC = Max., Outputs Open fI = 2.5 MHZ 50% Duty Cycle XOE = GND 16 Bits Toggling VIN = GND or VCC VIN = VCC - 0.6V(3) VIN = VCC VIN = GND Min. Typ(2) 0.1 2.0 50 Max. 10 30 75 Units A A A/ MHz
IC
Total Power Supply Current(6)
VIN = VCC - 0.6V VIN = GND
0.6
2.3
mA
VIN = VCC - 0.6V VIN = GND
2.1
4.7(5)
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device. 2. Typical values are at Vcc = 3.3V, +25C ambient. 3. Per TTL driven input; all other inputs at Vcc or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested. 6. IC =IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2 + fINI) ICC = Quiescent Current (ICCL, ICCH and ICCZ) ICC = Power Supply Current for a TTL High Input DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) NCP = Number of Clock Inputs at fCP fI = Input Frequency NI = Number of Inputs at fI All currents are in milliamps and all frequencies are in megahertz.
4
PS2071A 01/16/97
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LPT16501 18-BIT REGISTERED TRANSCEIVERS
PI74LPT16501 Switching Characteristics over Operating Range(1)
LPT16501 Com. LPT16501A Com. Max Min(3) Max LPT16501C Com. Preliminary Min(3) Max Unit
1
MHz ns ns ns ns ns ns ns ns ns ns ns ns ns
Parameters tMAX tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tSU tH tSU
Description CLKAB or CLKBA frequency Propagation Delay AX to BX or AX to BX Propagation Delay LEBA to AX, LEAB to BX Propagation Delay CLKBA to AX, CLKAB to BX Output Enable Time OEBA to AX, OEAB to BX Output Disable Time(4) OEBA to AX, OEAB to BX Setup Time HIGH or LOW Ax to CLKAB, Bx to CLKBA Hold Time HIGH or LOW Ax to CLKAB, Bx to CLKBA Setup Time HIGH or LOW Ax to LEAB, Bx to LEBA Clock HIGH Clock LOW
Conditions(2) CL = 50 pF RL = 500
Min(3)
-- 1.5 1.5 1.5 1.5 1.5 4.0 0 4.0 1.5 1.5 3.0 3.0 --
100 6.5 7.5 8.0 8.0 7.5 -- -- -- -- -- -- -- 0.5
-- 1.5 1.5 1.5 1.5 1.5 3.0 0 3.0 1.5 1.5 3.0 3.0 --
150 5.1 5.6 5.6 6.0 5.6 -- -- -- -- -- -- -- 0.5
-- 1.5 1.5 1.5 1.5 1.5 3.0 0 3.0 1.5 1.5 3.0 3.0 --
150 4.6 5.3 5.3 5.6 5.2 -- -- -- -- -- -- -- 0.5
2 3 4 5 6 7 8 9 10 11 12 13 14 15
tH tW tW tSK(O)
Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA LEAB or LEBA Pulse Width HIGH(4) CLKAB or CLKBA Pulse Width HIGH or LOW(4) Output Skew(5)
Notes: 1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V 0.3V, normal range. For Vcc = 2.7V, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%. 2. See test circuit and waveforms. 3. Minimum limits are guaranteed but not tested on Propagation Delays. 4. This parameter is guaranteed but not production tested. 5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
Capacitance (TA = 25C, f = 1 MHz)
Parameters(1) CIN COUT Description Input Capacitance Output Capacitance Test Conditions VIN = 0V VOUT = 0V Typ. 4.5 5.5 Max. 6 8 Units pF pF
Note: 1. This parameter is determined by device characterization but is not production tested. Pericom Semiconductor Corporation 2380 Bering Drive * San Jose, CA 95131 * 1-800-435-2336 * Fax (408) 435-1100 * http://www.pericom.com
5
PS2071A 01/16/97


▲Up To Search▲   

 
Price & Availability of PI74LPT16501

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X