|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
PLL650-09 Low Cost Network LAN Clock FEATURES * * * * * * * * PIN CONFIGURATION XIN XOUT G ND VDD 50MHz G ND 50MHz 1 2 16 15 VDD VDD N/C G ND G ND GND VDD 50MHz Full CMOS output swing with 40-mA output drive capability. 25-mA output drive at TTL level. Advanced, low power, sub-micron CMOS processes. 25MHz fundamental crystal or clock input. 4 outputs fixed at 50MHz . Zero PPM synthesis error in all clocks. Ideal for Network switches. 3.3V operation. Available in 16-Pin 150mil SOIC. P LL 650-09 3 4 5 6 7 8 14 13 12 11 10 9 DESCRIPTIONS The PLL 650-09 is a low cost, low jitter, and high performance clock synthesizer. With PhaseLink's proprietary analog Phase Locked Loop techniques, the chip accepts 25.0 MHz crystal, and produces multiple output clocks for networking chips. 50MHz BLOCK DIAGRAM 4 XIN XOUT XTAL OS C 50MHz C ontrol Logic 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 09/19/02 Page 1 PLL650-09 Low Cost Network LAN Clock PIN DESCRIPTIONS Name XIN XOUT 50MHz N/C VDD GND Number 1 2 5,7,8,9 14 4,10,15,16 3,6,11,12,13 Type I O O P P Description 25MHz fundamental crystal input (20pF CL parallel resonant). CL have been integrated into the chip. No external CL capacitor is required. Crystal output connection pin. 50MHz outputs. No connection. 3.3V power supply. Ground. 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 09/19/02 Page 2 PLL650-09 Low Cost Network LAN Clock Electrical Specifications 1. Absolute Maximum Ratings PARAMETERS Supply Voltage Range Input Voltage Range Output Voltage Range Soldering Temperature Storage Temperature Ambient Operating Temperature TS -65 0 SYMBOL V CC VI VO MIN. MAX. 7 V CC +0.5 V CC +0.5 260 150 70 UNITS V V V C C C -0.5 -0.5 -0.5 Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. 2. AC Specification PARAMETERS Input Frequency Output Rise Time Output Fall Time Duty Cycle* Max. Absolute Jitter Max. Jitter, cycle to cycle 0.8V to 2.0V with no load 2.0V to 0.8V with no load At VDD/2 Short term 45 50 150 80 CONDITIONS MIN. 10 TYP. 25 MAX. 27 1.5 1.5 55 UNITS MHz ns ns % ps ps 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 09/19/02 Page 3 PLL650-09 Low Cost Network LAN Clock 3. DC Specification PARAMETERS Operating Voltage Input High Voltage Input Low Voltage Input High Voltage Input Low Voltage Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Output High Voltage At CMOS Level Operating Supply Current Short-circuit Current Nominal output current* Nominal output current* Internal pull-up resistor Internal pull-up resistor SYMBOL VDD VIH VIL VIH VIL VIH VIL VOH VOL VOH IDD IS Iout Iout Rup Rup CONDITIONS MIN. 3.13 TYP. VDD/2 VDD/2 MAX. 3.47 VDD/2 - 1 0.5 UNITS V V V V V V V V V V For all Tri-level input For all Tri-level input For all normal input For all normal input IOH = -25mA IOL = 25mA IOH = -8mA No Load VDD-0.5 2 0.8 2.4 0.4 VDD-0.4 35 100 mA mA mA mA k k CMOS output level TTL output level Pins 5,7 Pin 2 35 20 40 25 60 120 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 09/19/02 Page 4 PLL650-09 Low Cost Network LAN Clock PACKAGE INFORMATION 16 PIN Narrow SOIC ( mm ) SOIC Symbol A A1 B C D E H L e Min. 1.35 0.10 0.33 0.19 9.80 3.80 5.80 0.40 1.27 BSC Max. 1.75 0.25 0.51 0.25 10.00 4.00 6.20 1.27 A1 B A C L e D E H ORDERING INFORMATION For part ordering, please contact our Sales Department: 47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991 PART NUMBER The order number for this device is a combination of the following: Device number, Package type and Operating temperature range PLL650-09 S C PART NUMBER TEMPERATURATURE C=COMMERCIAL M=MILITARY I=INDUSTRAL PACKAGE TYPE S=SOIC PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation. 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 09/19/02 Page 5 |
Price & Availability of PLL650-09SM |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |