View V436632R24VXTG-75PCL_1333524.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

V436632R24V(L) 3.3 VOLT 32M x 64 LOW PROFILE UNBUFFERED SDRAM MODULE
PRELIMINARY
CILETIV LESOM
Features
V436632R24V(L) Rev. 1.0 October 2001
Description
The V436632R24V(L) memory module is organized 33,554,432 x 64 bits in a 168 pin dual in line memory module (DIMM). The 32M x 64 memory module uses 8 Mosel-Vitelic 16M x 16 SDRAM. The x64 modules are ideal for use in high performance computer systems where increased memory density and fast access times are required.
s 168 Pin Unbuffered 33,554,432 x 64 bit Oganization SDRAM DIMM s Utilizes High Performance 256 Mbit, 16M x 16 SDRAM in TSOPII-54 Packages s Fully PC Board Layout Compatible to INTEL'S Rev 1.0 Module Specification s Single +3.3V ( 0.3V) Power Supply s Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave) s Auto Refresh (CBR) and Self Refresh s All Inputs, Outputs are LVTTL Compatible s 8192 Refresh Cycles every 64 ms s Serial Present Detect (SPD) s SDRAM Performance
Part Number
V436632R24VXTG-75L
Speed Grade
-75, CL=3 (133 MHz)
Configuration
32M x 64
V436632R24VXTG-75PCL -75PC, CL=2,3 (133 MHz) V436632R24VXTG-10PCL -10PC, CL=2,3 (100 MHz)
32M x 64
32M x 64
1
V436632R24V(L)
CILETIV LESOM
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Front VSS I/O1 I/O2 I/O3 I/O4 VCC I/O5 I/O6 I/O7 I/O8 I/O9 VSS I/O10 I/O11 I/O12 I/O13 I/O14 VCC I/O15 I/O16 CBO* CB1* VSS NC NC VCC WE DQM0 Pin 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
Pin Configurations (Front Side/Back Side)
Front DQM1 CS0 DU VSS A0 A2 A4 A6 A8 A10(AP) BA1 VCC VCC CLK0 VSS DU CS2 DQM2 DQM3 DU VCC NC NC CB2* CB3* VSS I/O17 I/O18 Pin 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 Front I/O19 I/O20 VCC I/O21 NC DU CKE1 VSS I/O22 I/O23 I/O24 VSS I/O25 I/O26 I/O27 I/O28 VCC I/O29 I/O30 I/O31 I/O32 VSS CLK2 NC WP SDA SCL VCC Pin 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 Back VSS I/O33 I/O34 I/O35 I/O36 VCC I/O37 I/O38 I/O39 I/O40 I/O41 VSS I/O42 I/O43 I/O44 I/O45 I/O46 VCC I/O47 I/O48 CB4* CB5* VSS NC NC VCC CAS DQM4 Pin 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 Back DQM5 CS1 RAS VSS A1 A3 A5 A7 A9 BA0 A11 VCC CLK1 A12 VSS CKE0 CS3 DQM6 DQM7 DU VCC NC NC CB6* CB7* VSS I/O49 I/O50 Pin 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 Back I/O51 I/O52 VCC I/O53 NC DU NC VSS I/O54 I/O55 I/O56 VSS I/O57 I/O58 I/O59 I/O60 VCC I/O61 I/O62 I/O63 I/O64 VSS CLK3 NC SA0 SA1 SA2 VCC
Notes:
* These pins are not used in this module.
Pin Names
A0-A12 I/O1-I/O64 RAS CAS WE BA0, BA1 CKE0, CKE1 CS0-CS3 CLK0-CLK3 DQM0-DQM7 VCC VSS SCL Address Inputs Data Inputs/Outputs Row Address Strobe Column Address Strobe Read/Write Input Bank Selects Clock Enable Chip Select Clock Input Data Mask Power (+3.3 Volts) Ground Clock for Presence Detect
SDA SA0-A2 CB0-CB7 NC DU
Serial Data OUT for Presence Detect Serial Data IN for Presence Detect Check Bits (x72 Organization) No Connection Don't Use
V436632R24V(L) Rev. 1.0 October 2001
2
V436632R24V(L)
CILETIV LESOM
V
MOSEL VITELIC MANUFACTURED
Part Number Information
4
3
66
32
R
24
V
X
T
G - XX
SDRAM 3.3V WIDTH DEPTH 168-pins unbuffered DIMM X16 COMPONENT REFRESH RATE 8K
SPEED 75PC = PC133 CL2,3 75 = PC133 CL3 10PC = PC100 CL2
(L)
Low Profile Module
LEAD FINISH G = GOLD COMPONENT PACKAGE, T=TSOP COMPONENT REV LEVEL LVTTL 4 BANKS
Block Diagram
CS1 CS0 DQM0 * LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 * CS LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 * DQM4 CS LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 * DQM6 CS DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQM7 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 * LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 CS LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 CS CS DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQM5 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 * * LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 CS LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 CS
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQM1 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 CS3 CS2 DQM2
U0
U4
U2
U6
* LDQM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 UDQM DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15
DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQM3 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
U1
U5
U3
U7
A0 ~ An, BA0 & 1 RAS CAS WE CKE0 10 DQn VDD Vss * * * *
SDRAM U0 ~ U7 SDRAM U0 ~ U7 SDRAM U0 ~ U7 SDRAM U0 ~ U7 SDRAM U0 ~ U3 CKE1 * 10K SDRAM U4 ~ U7 VDD SCL
Serial PD SDA A0 A1 A2 * WP 47K
SA0 SA1 SA2
Every DQpin of SDRAM CLK0/1/2/3 Two 0.1uF Capacitors per each SDRAM
10
* *
U0/U4/U2/U6 U1/U5/U3/U7
15pF To all SDRAMs
V436632R24V(L) Rev.1.0 October 2001
3
V436632R24V(L)
written into the E2PROM device during module production using a serial presence detect protocol (I2C synchronous 2-wire bus)
E2PROM
CILETIV LESOM
SPD Table
Byte Number
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CS Latencies 24 25 26 27
Serial Presence Detect Information
A serial presence detect storage device - is assembled onto the module. Information about the module configuration, speed, etc. is
Hex Value Function Described
Number of SPD bytes Total bytes in Serial PD Memory Type Number of Row Addresses (without BS bits) Number of Column Addresses (for x16 SDRAM) Number of DIMM Banks Module Data Width Module Data Width (continued) Module Interface Levels SDRAM Cycle Time at CL=3 SDRAM Access Time from Clock at CL=3 Dimm Config (Error Det/Corr.) Refresh Rate/Type SDRAM width, Primary Error Checking SDRAM Data Width Minimum Clock Delay from Back to Back Random Column Address Burst Length Supported Number of SDRAM Banks Supported CAS Latencies
SPD Entry Value
128 256 SDRAM 13 9
-75PC
80 08 04 0D 09
-75
80 08 04 0D 09
-10PC
80 08 04 0D 09
2 64 0 LVTTL 7.5 ns/10.0 ns 5.4 ns/6.0 ns none Self-Refresh, 7.8s x16 n/a / x8 tccd = 1 CLK 1, 2, 4, 8 4 CL = 3, 2 CS Latency = 0 WL = 0 Non Buffered/Non Reg. Vcc tol 10% 7.5 ns/10.0 ns
02 40 00 01 75 54 00 82 10 00 01
02 40 00 01 75 54 00 82 10 00 01
02 40 00 01 A0 60 00 82 10 00 01
0F 04 06 01 01 00 0E 75
0F 04 06 01 01 00 0E A0
0F 04 06 01 01 00 0E A0
WE Latencies SDRAM DIMM Module Attributes SDRAM Device Attributes: General Minimum Clock Cycle Time at CAS Latency = 2 Maximum Data Access Time from Clock for CL = 2 Minimum Clock Cycle Time at CL = 1 Maximum Data Access Time from Clock at CL =1 Minimum Row Precharge Time
5.4 ns/6.0 ns
54
60
60
Not Supported Not Supported
00 00
00 00
00 00
15 ns/20 ns
0F
14
14
V436632R24V(L) Rev. 1.0 October 2001
4
V436632R24V(L)
CILETIV LESOM
Byte Number
28 29 30 31 32 33 34 35 62-61 62 63 64 65-71 72 73-90 91-92 93 94 95-98 99-125 126 127 128+ Reserved
SPD (Continued)Table
Hex Value Function Described
Minimum Row Active to Row Active Delay tRRD Minimum RAS to CAS Delay tRCD Minimum RAS Pulse Width tRAS Module Bank Density (Per Bank) SDRAM Input Setup Time SDRAM Input Hold Time SDRAM Data Input Setup Time SDRAM Data Input Hold Time Superset Information (May be used in Future) SPD Revision Checksum for Bytes 0 - 62 Manufacturer's JEDEC ID Code Manufacturer's JEDEC ID Code (cont.) Manufacturing Location Module Part Number (ASCII) PCB Identification Code Assembly Manufacturing Date (Year) Assembly Manufacturing Date (Week) Assembly Serial Number 00 64 00 64 00 64 V436632R24V(L) Mosel Vitelic Revision 2/1.2
SPD Entry Value
14 ns/15 ns/16 ns
-75PC
0E
-75
0F
-10PC
10
15 ns/20 ns 42 ns/45 ns 128 MByte 1.5 ns/2.0 ns 0.8 ns/1.0 ns 1.5 ns/2.0 ns 0.8 ns/1.0 ns
0F 2A 20 15 08 15 08 00 02 E5 40 00
14 2D 20 15 08 15 08 00 02 2A 40 00
14 2D 20 20 10 20 10 00 12 98 40 00
Intel Specification for Frequency Supported frequency Unused Storage Location
00
00
00
DC Characteristics
TA = 0C to 70C; VSS = 0 V; VDD, VDDQ = 3.3V 0.3V
Limit Values Symbol
VIH V IL V OH V OL
Parameter
Input High Voltage Input Low Voltage Output High Voltage (IOUT = -2.0 mA) Output Low Voltage (IOUT = 2.0 mA)
Min.
2.0 -0.5 2.4 --
Max.
VCC +0.3 0.8 -- 0.4
Unit
V V V V
V436632R24V(L) Rev.1.0 October 2001
5
V436632R24V(L)
Limit Values
CILETIV LESOM
Symbol
II(L) IO(L)
Parameter
Input Leakage Current, any input (0 V < VIN < 3.6 V, all other inputs = 0V) Output leakage current (DQ is disabled, 0V < VOUT < VCC)
Min.
-40
Max.
40
Unit
A A
-40
40
Capacitance
TA = 0C to 70C; VDD = 3.3V 0.3V, f = 1 MHz
Limit Values Symbol
CI1 CI2 CICL CI3 CI4 CIO CSC CSD
Parameter
Input Capacitance (A0 to A11, RAS, CAS, WE) Input Capacitance (CS0-CS3) Input Capacitance (CLK0-CLK3) Input Capacitance (CKE0, CKE1) Input Capacitance (DQM0-DQM7) Input/Output Capacitance (I/O1-I/064) Input Capacitance (SCL, SA0-2) Input/Output Capacitance (SA0-SA2)
Max. 32M x 64
60 30 22 50 15 15 8 10
Unit
pF pF pF pF pF pF pF pF
Absolute Maximum Ratings
Parameter
Voltage on VDD Supply Relative to VSS Voltage on Input Relative to VSS Operating Temperature Storage Temperature Power Dissipation
Max.
-1 to 4.6 -1 to 4.6 0 to +70 -55 to 125 6.6
Units
V V C C W
V436632R24V(L) Rev. 1.0 October 2001
6
V436632R24V(L)
CILETIV LESOM
Operating Currents
Symbol
ICC1
TA = 0C to 70C, VCC = 3.3V 0.3V (Recommended operating conditions otherwise noted)
Max. Parameter & Test Condition
Operating Current tRC = tRCMIN., tCK= tCKMIN. Active-precharge command cycling, without Burst Operation Precharge Standby Current in Power Down Mode CS =VIH , CKE VIL(max) Precharge Standby Current in Non-Power Down Mode CS =VIH , CKE VIL(max) No Operating Current tCK = min, CS = VIH(min) bank ; active state ( 4 banks) Burst Operating Current tCK = min Read/Write command cycling Auto Refresh Current tCK = min Auto Refresh command cycling Self Refresh Current Self Refresh Mode, CKE=<0.2V 1 bank operation
-75PC /-75
920
-10PC
840
Unit
mA
Note
7
ICC2P ICC2PS ICC2N ICC2NS ICC3N ICC3P
tCK = min. tCK = Infinity tCK = min. tCK = Infinity CKE>= VIH(MIN.) CKE <= VIL(MAX.) (Power down mode)
16 8 180 20 220 80
16 8 140 20 180 80
mA mA mA mA mA mA
7 7
ICC4
600
480
mA
7,8
ICC5
1920
1760
mA
7
ICC6
24 L-version 13.6
24 13.6
mA mA
Notes: 1. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and tRC . Input signals are changed one time during tCK. 2. These parameter depend on output loading. Specified values are obtained with output open.
V436632R24V(L) Rev.1.0 October 2001
7
V436632R24V(L)
CILETIV LESOM
# Symbol Parameter Clock and Clock Enable
1 tCK 2 fCK 3 tAC 4 5 6 7 8 9 10 tCH tCL tCS tCH tCKSP tCKSR tT
AC Characteristics 3,4
TA = 0 to 70C; VSS = 0V; VCC = 3.3V 0.3V, tT = 1 ns
Limit Values
-75PC Min. Max. Min.
-75 Max.
-10PC Min. Max. Unit Note
Clock Cycle Time CAS Latency = 3 CAS Latency = 2 System frequency CAS Latency = 3 CAS Latency = 2 Clock Access Time CAS Latency = 3 CAS Latency = 2 Clock High Pulse Width Clock Low Pulse Width Input Setup time Input Hold Time CKE Setup Time (Power down mode) CKE Setup Time (Self Refresh Exit) Transition time (rise and fall)
7.5 7.5 - - - - 2.5 2.5 1.5 0.8 2 8 1 133 133 5.4 6 - - - - - - -
7.5 10 - - - - 2.5 2.5 1.5 0.8 2 8 1 133 100 5.4 6 - - - - - - -
10 10 - - - - 3 3 2 1 2 8 1 100 100 6 6 - - - - - - -
ns ns MHz MHz 4,5 ns ns ns ns ns ns ns ns ns 6 6 7 7 8 9
Common Parameters
11 12 13 14 15 16 tRCD tRC tRAS tRP tRRD tCCD RAS to CAS delay Cycle Time Active Command Period Precharge Time Bank to Bank Delay Time CAS to CAS delay time (same bank) 15 70 42 15 14 1 - 120k - - - - 20 70 45 20 15 1 - 120k - - - - 20 70 45 20 20 1 - 120k - - - - ns ns ns ns ns CLK
Refresh Cycle
17 18 tSREX tREF Self Refresh Exit Time Refresh Period (8192 cycles) 10 64 - - 10 64 - - 10 64 - - ns ms 9 8
Read Cycle
19 20 21 22 tOH tLZ tHZ tDQZ Data Out Hold Time Data Out to Low Impedance Time Data Out to High Impedance Time DQM Data Out Disable Latency 3 0 3 2 - - 7.5 - 3 0 3 2 - - 7.5 - 3 0 3 2 - - 8 - ns ns ns CLK 10 4
Write Cycle
23 24 25 tDPL tDAL tDQW Data input to Precharge (write recovery) Data In to Active/refresh DQM Write Mask Latency 1 5 0 - - - 1 5 0 - - - 1 5 0 - - - CLK CLK CLK 11
V436632R24V(L) Rev. 1.0 October 2001
8
V436632R24V(L)
CILETIV LESOM
Notes:
2. The specified values are valid when data inputs (DQ's) are stable during tRC(min.).
tCH 2.4V CLOCK 0.4V
1. The specified values are valid when addresses are changed no more than once during tCK(min.) and when No Operation commands are registered on every rising clock edge during tRC(min). Values are shown per module bank.
3. All AC characteristics are shown for device level. An initial pause of 100 s is required after power-up, then a Precharge All Banks command must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin. 4. AC timing tests have VIL = 0.4V and V IH = 2.4V with the timing referenced to the 1.4V crossover point. The transition time is measured between VIH and VIL. All AC measurements assume tT = 1 ns with the AC output load circuit shown. Specific tac and toh parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V / ns edge rate between 0.8V and 2.0V.
+ 1.4 V 50 Ohm Z=50 Ohm I/O 50 pF
INPUT 1.4V
tCL
tSETUP tHOLD
tT
tAC tLZ tOH
tAC
I/O 50 pF
1.4V
OUTPUT
Measurement conditions for tac and toh
tHZ
5. If clock rising time is longer than 1 ns, a time (tT/2 -0.5) ns has to be added to this parameter. 6. Rated at 1.5V 7. If tT is longer than 1 ns, a time (tT -1) ns has to be added to this parameter. 8. Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device. 9. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered. 10. 11. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels. tDAL is equivalent to tDPL + tRP.
V436632R24V(L) Rev.1.0 October 2001
9
V436632R24V(L)
1.000 (25.40)
0.118 (3.000)
.118DIA 0.004 (3.000DIA 0.100) 0.350 (8.890)
A 0.250 (6.350) .450 (11.430) 1.450 (36.830)
B 0.250 (6.350)
C
2.150 (54.61) 4.550 (115.57)
0.100 Min (2.540 Min)
0.700 (17.780)
0.250 (6.350)
0.250 (6.350) 0.123 .005 (3.125 .125) 0.079 0.004 (2.000 0.100)
(2.540 Min)
0.100 Min
CILETIV LESOM
Package Diagram
SDRAM DIMM LOW-PROFILE Module Package
5.250 (133.350) 0.118 (3.000) 5.014 (127.350) 0.089 (2.26) 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100)
Units : Inches (Millimeters)
R 0.079 (R 2.000) 0.157 0.004 (4.000 0.100)
0.150 Max (3.81 Max)
0.050 0.0039 (1.270 0.10)
0.039 0.002 (1.000 0.050) 0.008 0.006 (0.200 0.150) 0.050 (1.270)
Detail A
Tolerances: + 0.005(.13) unless otherwise specified.
Detail B
Detail C
V436632R24V(L) Rev. 1.0 October 2001
10
V436632R24V(L)
CILETIV LESOM
L abel Information
Module Dens ity P art Number C riteria of P C 100 or P C 133 (refer to MV I datas heet) DIMM manufacture date code
V436632R24VXXX-XX(L) 256MB CLX V 436616R 24XXX-XX 128MB C L X P C 133U-XXX-542-A XXXX-XXXXXX A s s embly in T aiwan
C AS Latency 2 = C L2 3 = C L3
P C 133 U - XXX - 54 2 - A
UNB UF F E R E D DIMM C L = 3 or 2 (C LK ) tR C D = 3 or 2 (C LK ) tR P = 3 or 2 (C LK ) G erber file
(R)
16 P C 100 x 16 B ased
J E DE C S P D R evis ion 2 tAC = 5.4 ns
V436632R24V(L) Rev. 1.0 October 2001
11
WORLDWIDE OFFICES
TAIWAN
7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209 NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888
V436632R24V(L)
UK & IRELAND
SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516
U.S.A.
3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952
NORTHWESTERN
3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952
The information in this document is subject to change without notice. MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.
CILETIV LESOM
SINGAPORE
10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013
JAPAN
ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402
GERMANY (CONTINENTAL EUROPE & ISRAEL)
BENZSTRASSE 32 71083 HERRENBERG GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22
U.S. SALES OFFICES
SOUTHWESTERN
302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807
CENTRAL, NORTHEASTERN & SOUTHEASTERN
604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-352-3775 FAX: 214-904-9029
(c) Copyright , MOSEL VITELIC Inc.
Printed in U.S.A.
MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.
CILETIV LESOM
3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tlx: 371-9461

▲Up To Search▲

Price & Availability of V436632R24VXTG-75PCL

	To Download V436632R24VXTG-75PCL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .