 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ZL70100 Medical Implantable RF Transceiver Data Sheet Features * * * * * * * 402-405 MHz (10 MICS channels) and 433-434 MHz (2 ISM channels) High data rate (800/400/200 kbps raw data rate) High performance MAC with automatic error handling and flow control, typ < 1.5x10-10 BER. Very few external components (2 pcs + antenna matching) Extremely low power consumption (5 mA, continuous TX/RX, <1 mA low power mode) Ultra low power wakeup circuit (200 nA) Standards compatible (MICS, FCC, IEC) May 2005 Ordering Information ZL70100LDF1 - 48 pin QFN* (tape & reel, bake and drypack) ZL70100LDG1 -48 pin QFN* (tray, bake and drypack) *Pb Free Matte Tin 0C to +55C Description The ZL70100 is a high performance half duplex RF communications link for medical implantable applications. The system is very flexible and supports several low power wakeup options. Extremely low power is achievable using the 2.45 GHz ISM Band Wakeup-receiver option. The high level of integration includes a Media Access Controller, providing complete control of the device along with coding and decoding of RF messages. A standard SPI interface provides for easy access by the application For further information please contact sales. Applications * Implantable Devices e.g., Pacemakers, ICD's, Cochlea implants, Neurostimulators, Implantable Insulin Pumps, Bladder Control Devices, implantable physiological monitors Body area network, short range device applications using the 433 MHz ISM band. * 24 MHz Zarlink MICS Transceiver - ZL70100 400 MHz Transceiver PLL XTAL2 XTAL1 MediaAccess Controller Whitening RS Encoder CRC Generation Message Storage ADC analog Inputs (TESTIO[4:1] pins) 4 To ADCMux PowerAmplifier Mixer tx_data TX 400 MHz RF 400 MHz TX + T X IFModulator tx_clk T X Control 4 PeakDetector Antenna Matching LowNoise Amplifier Mixer AnalogInputs 4 RSSI 3 5bit ADC DataBus Control Interface SPI Programmable PO[3:0] IO PI[2:0] SPI_CS_B SPI SPI_CLK Interf ace SPI_SDI SPI_SDO IRQ RX 400 MHz RF 400 MHz RX RX IFFilter and FMDetector RX ADC RX Control rx_data Correlator RS Decode Clock Recovery CRC Decode Message Storage T estModeControl 2 2.45 GHz Wake-Up Receiver RX 2.45 GHz RF 2.45 GHz UltraLow Power Oscillator Regulator 1.85-2.0V InputPinPull-downControl Bypass ofon-chipCrystal OscillatorControl SelectIMDorBaseT ransceiver WakeupIMD RX Antenna Matching Enable Wake-Up Control MODE[1:0] PDCTRL XO_BY PASS IBS WU_EN Analog Test TESTIO[6:5] 2 Batteryor OtherSupply 68nFDecoupling Capacitor Figure 1 - ZL70100 Block Diagram 1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2005, Zarlink Semiconductor Inc. All Rights Reserved. VDDIO VSUP VDDA VSSA VDDD VSSD ZL70100 1.0 1.1 Data Sheet Functional Description General The ZL70100 is an ultra low power, high bandwidth RF link for medical implantable applications. It operates in the MICS (Medical Implantable Service Band) at 402-405 MHz. It uses a Reed-Solomon coding scheme together with CRC error detection to achieve an extremely reliable link. For data-blocks, a maximum BER (Bit Error Rate) of less than 1.5x10-10 is provided assuming a raw radio channel quality of 10-3 BER. An even higher quality of 2x10-14 BER is available using Housekeeping messages, a facility fully described in the ZL70100 Design Manual. 1.2 Basic Operation and Modes The MICS transceiver is intended for operation in both an Implant and Basestation. These systems have different requirements especially with regard to power consumption. Therefore, the MICS transceiver has defined two fundamental startup modes of operation: * * Implantable Medical Device (IMD) Mode Basestation Mode When configured as an IMD, the transceiver is usually asleep and in a very low current state. The IMD transceiver may be woken up by either receipt of a specially coded 2.45 GHz wakeup message or directly by the IMD processor via the WU_EN pin. This flexibility leads to the following options for waking up an IMD transceiver for communication. * * * * IMD transceiver woken up by specially coded 2.45 GHz wakeup message using an ultra low power sniffing method. IMD transceiver woken up to sniff 400 MHz link. The ZL70100 supports such a mode of operation although the 2.45 GHz wakeup system has lower power consumption. IMD transceiver woken to send an emergency message in which case no clear channel assessment by the Basestation is required. IMD transceiver woken up by a low frequency inductive link (as typically used in pacemakers/ICDs) or some alternative mechanism. 2 Zarlink Semiconductor Inc. ZL70100 2.0 Example Configurations Data Sheet The MICS Transceiver device is configurable as an Implant transceiver or as a Basestation transceiver. Typical configurations are shown in the following diagrams. XO_BYPASS VSSD10 VSSD9 VSSD5 VSSD4 VDDA1 VSSD6 MODE0* MODE1* VSSD V DD (i nternal regulator) 68 nF C1, note 3 T o V S UP VSUP (m ain s upply) VSSA V DDA 2 VSSD VSSD V S S D1 V DDIO S P I_S DI V S S D7 S P I_S DO S P I_CLK V S S D2 V DDD P DCT RL* V S S D3 S P I_CS _B W U_E N V S S D8 T o V DD PO0 PO1 PO2 PO3 IBS* PI0* PI1* RX _245A RX _245B V S S A _W A K E _LNA V S S A _GE N1 RF_T X V S S A _RF_P A RF_RX V S S A _RF_LNA Implantable R F Transceiver (Bare D ie) PI2* Applic ation Interf ac e Ex am ple of m atc hing network f or a patc h antenna. V S S A _GE N2 RB IA S VSSD VSSA_RF_VCO VSSA_RF_XO VSSA_GEN3 VSSA_GEN4 VSSD IRQ TESTIO1 TESTIO2 TESTIO3 TESTIO4 VSSD VSSD TESTIO[5] TESTIO[6] CLF_REF XTAL1 24 MHz N ote 1: * Inputs c onnec ted v ia int ernal pull-down to ground. U pper s ide pins do not need t o be bonded out N ote 2: Two s upply v oltages are required VSU P (the m ain s upply ,2.1-3.6V) and VD D IO (the digital IO v olt age whic h m ay be 1.5V to VSU P) VD D is an on-c hip deriv ed regulated s upply whic h requires a 68 nF dec oupling c apac itor and c onnec tion of VD D A to VD D D N ote 3: C 1 is an opt ional D C bloc k ing c apac itor. Figure 2 - MICS Transceiver Configured for an Implant 3 Zarlink Semiconductor Inc. XTAL2 CLF1 CLF2 ZL70100 Data Sheet 2.45 GH z Transm itter TX245 T o Applic ation Interfac e (optional) T X_MODE T o V DDIO XO_BYPASS MODE0* V DD (internal regulator) 68nF T o V SUP (main s upply) VSSA VDDA VSUP VSSA RX_245A MODE1* VSSD PO 0 PO 1 PO 2 PO 3 IBS* PI0* PI1* PI2* VSSD VDDIO SPI_SDI S PI_SDO SPI_CLK Switc h RX_245B VSSA_W AK E_LNA LPF RF_T X VSSA_RF_PA ZL70100 QFN48 VSSA_RF_XO TESTIO[5] TESTIO[6] CLF_REF TESTIO1 TESTIO2 TESTIO3 TESTIO4 VSSD VDDD PDCT RL* VSSD SPI_CS_B W U_EN T o VDD Application Interf ace LNA SAW RF_RX VSSA_RF_LNA RBIAS VSSA_RF_VCO XTAL1 T CXO (Note1) T o Proc es s or XTAL2 CLF1 Matc hing network dependent on antenna IRQ ADC BPF RSSI E xternal RSSI / Note 2 N ote 1: F or Bases tation, a TC XO is recom m ended (in which case XO_BY PASS is tied high) N ote 2: External R SSI D etector Sy stem is recom m ended. C onnection to be done either to MIC S chip af ter R SSI or direct to application N ote 3: Two supply v oltages are required VSU P (the m ain s upply ,2.1-3.6V) and VD D IO (the digital IO v oltage whic h m ay be 1.5V to VSU P) VD D is an on-chip deriv ed regulated s upply which requires a 68 nF decoupling capac itor and connection of VD D A to VD D D Figure 3 - MICS Transceiver Configured for a Basestation 4 Zarlink Semiconductor Inc. ZL70100 3.0 Electrical Characteristics Data Sheet Absolute Maximum ratings - Voltages are with respect to ground (VSS) unless otherwise stated. Parameter 1 2 3 . Recommended Operating Conditions - Note1 Parameter 4 5 6 Note 1: Note 2: Symbol VSUP VDDIO Tstg 0 0 Min. Max. 3.6 3.6 +70 V Unit Notes Supply voltage Input voltage (Digital IO) Storage temperature Vpeak rel. to VSS C -40 Symbol VSUP VDDIO Top Min. 2.1 1.5 0 Typ. Max. 3.5 VSUP 55 Unit V V C Notes Supply voltage Input voltage (Digital IO) Operating temperature Note 2 The table above lists the external conditions under which the chip shall operate according to the specifications detailed within this document. Note that VDDIO must always be less than VSUP even during system startup. 5 Zarlink Semiconductor Inc. For more information about all Zarlink products visit our Web Site at www.zarlink.com Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request. Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved. TECHNICAL DOCUMENTATION - NOT FOR RESALE |
Price & Availability of ZL70100LDG1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |