View STK14EX8-TF45ITR_4120431.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

STK14EC8
Preliminary
FEATURES
* 15, 25, 45 ns Read Access and R/W Cycle Time * Unlimited Read/Write Endurance * Automatic Non-volatile STORE on Power Loss * Non-Volatile STORE Under Hardware or Software Control * Automatic RECALL to SRAM on Power Up * Unlimited RECALL Cycles * 200K STORE Endurance * 20-Year Non-volatile Data Retention * Single 3.3V +0.3V, -0.6V Power Supply * Commercial, Industrial Temperatures * 44-pin 400-mil TSOPII (RoHS-Compliant)
512Kx8 Autostore nvSRAM
DESCRIPTION
The Simtek STK14EC8 is a fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell. The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM. Data transfers automatically to the non-volatile storage cells when power loss is detected (the STORE operation). On power up, data is automatically restored to the SRAM (the RECALL operation). Both STORE and RECALL operations are also available under software control. The Simtek nvSRAM is the highest performance, most reliable non-volatile memory available.
BLOCK DIAGRAM
VCC A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 Quantum Trap 2048 X 2048 VCAP
ROW DECODER
POWER CONTROL STORE STATIC RAM ARRAY 2048 X 2048 RECALL STORE/ RECALL CONTROL
HSB
SOFTWARE DETECT
A18 - A0
INPUT BUFFERS
COLUMN I/O COLUMN DEC
A 0 A 1 A 2 A 3 A 4 A5 A6 A7
G E W
This is a product in development that has fixed target specifications that are subject to change pending characterization results. Simtek Confidential & Proprietary
1
Document Control #ML0060 Rev 1.0 April, 2007
STK14EC8
NC NC A0 A1 A2 A3 A4 E DQ0 DQ1 VCC VSS DQ2 DQ3 W A5 A6 A7 A8 A9 NC NC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 512K x8 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 HSB NC NC A18 A17 A16 A15 G DQ7 DQ6 VSS VCC DQ5 DQ4 VCAP A14 A13 A12 A11 A10 NC NC
Preliminary
44-Pin TSOP-II
(See mechanical drawing on Page 18)
PIN DESCRIPTIONS
Pin Name A18-A0 DQ7-DQ0 E W G VCC HSB Input I/O Input Input Input Power Supply I/O I/O Description Address: The 19 address inputs select one of 524,288 bytes in the nvSRAM array Data: Bi-directional 8-bit data bus for accessing the nvSRAM Chip Enable: The active low E input selects the device Write Enable: The active low W enables data on the DQ pins to be written to the address location latched by the falling edge of E Output Enable: The active low G input enables the data output buffers during read cycles. De-asserting G high caused the DQ pins to tri-state. Power: 3.0V, +20%, -10% Hardware Store Busy: When low this output indicates a Store is in progress (also low during power up while busy). When pulled low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional). Autostore Capacitor: Supplies power to the nvSRAM during a power loss to store data from SRAM to nonvolatile storage elements. Ground This pin is not connected to the die. (Do not connect in design; reserved for future use)
VCAP VSS NC
Power Supply Power Supply No Connect
Document Control #ML0060 Rev 1.0 April, 2007
2 Simtek Confidential
Preliminary
ABSOLUTE MAXIMUM RATINGSa
Voltage on Input Relative to Ground . . . . . . . . . . . . . -0.5V to 4.1V Voltage on Input Relative to VSS . . . . . . . . . .-0.5V to (VCC + 0.5V) Voltage on DQ0-7 or HSB . . . . . . . . . . . . . . . .-0.5V to (VCC + 0.5V) Temperature under Bias. . . . . . . . . . . . . . . . . . . . . .-55C to 125C Junction Temperature . . . . . . . . . . . . . . . . . . . . . . .-55C to 140C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65C to 150C Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1W DC Output Current (1 output at a time, 1s duration) . . . . . . . 15mA
STK14EC8
Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Package Thermal Characteristics - See Website at http://www.simtek.com
DC CHARACTERISTICS
COMMERCIAL SYMBOL ICC1 PARAMETER MIN Average VCC Current 70 65 50 75 70 52 mA mA mA MAX MIN MAX INDUSTRIAL UNITS
(VCC = 2.7V-3.6V)
NOTES
tAVAV = 15ns tAVAV = 25ns tAVAV = 45ns Dependent on output loading and cycle rate. Values obtained without output loads. All Inputs Don't Care, VCC = max Average current for duration of STORE cycle (tSTORE) W (V CC - 0.2V) All Other Inputs Cycling at CMOS Levels Dependent on output loading and cycle rate. Values obtained without output loads. All Inputs Don't Care Average current for duration of STORE cycle (tSTORE) E (VCC -0.2V) All Others VIN 0.2V or (VCC-0.2V) Standby current level after nonvolatile cycle complete VCC = max VIN = VSS to VCC VCC = max VIN = VSS to VCC, E or G VIH All Inputs All Inputs IOUT = - 2mA IOUT = 4mA
ICC2
Average VCC Current during STORE 3 3 mA
ICC3
Average VCC Current at tAVAV = 200ns 3V, 25C, Typical 13 13 mA
ICC4
Average VCAP Current during AutoStoreTM Cycle VCC Standby Current (Standby, Stable CMOS Levels)
3
3
mA
ISB
2
2
mA
IILK IOLK VIH VIL VOH VOL TA VCC VCAP NVC DATAR
Input Leakage Current Off-State Output Leakage Current Input Logic "1" Voltage Input Logic "0" Voltage Output Logic "1" Voltage Output Logic "0" Voltage Operating Temperature Operating Voltage Storage Capacitance Nonvolatile STORE operations Data Retention 0 2.7 37 200 20 2.0 VSS -0.5 2.4
1 1 VCC + 0.3 0.8 2.0 VSS -0.5 2.4 0.4 70 3.6 57 -40 2.7 37 200 20
1 1 VCC + 0.3 0.8
A A V V V
0.4 85 3.6 57
V C V F K Years
3.3V nominal Between VCAP pin and VSS, 5V rated.
@ 55 deg C
Note: The HSB pin has IOUT = -10 uA for VOH of 2.4 V. This parameter is characterized but not tested.
Document Control #ML0060 Rev 1.0 April, 2007
3 Simtek Confidential
STK14EC8
AC TEST CONDITIONS
Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0V to 3V Input Rise and Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5ns Input and Output Timing Reference Levels . . . . . . . . . . . . . . . 1.5V Output Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Figure 1 and 2
Preliminary
CAPACITANCEb
SYMBOL CIN COUT PARAMETER Input Capacitance Output Capacitance
(TA = 25C, f = 1.0MHz)
MAX 7 7 UNITS pF pF CONDITIONS V = 0 to 3V V = 0 to 3V
Note b: These parameters are guaranteed but not tested.
3.0V
577 Ohms OUTPUT 789 Ohms 30 pF INCLUDING SCOPE AND FIXTURE
Figure 1: AC Output Loading
3.0V
577 Ohms OUTPUT 789 Ohms 5 pF INCLUDING SCOPE AND FIXTURE
Figure 2: AC Output Loading for Tristate Specs (tHZ, tLZ, tWLQZ, tWHQZ, tGLQX, tGHQZ)
Document Control #ML0060 Rev 1.0 April, 2007
4 Simtek Confidential
Preliminary
SRAM READ CYCLES #1 & #2
SYMBOLS NO. #1 1 2 3 4 5 6 7 8 9 10 11 tAXQXd tAVAVc tAVQVd #2 tELQV tAVAV
c
STK14EC8
STK14EC8-15 PARAMETER Alt. tACS tRC tAA tOE
d
STK14EC8-25 MIN MAX 25 25
STK14EC8-45 UNITS MIN MAX 45 45 ns ns 45 20 3 3 ns ns ns ns 15 0 ns ns 15 0 ns ns 45 ns
MIN Chip Enable Access Time Read Cycle Time Address Access Time Output Enable to Data Valid Output Hold after Address Change Chip Enable to Output Active Chip Disable to Output Inactive Output Enable to Output Active Output Disable to Output Inactive Chip Enable to Power Active Chip Disable to Power Standby 0 0 3 3 15
MAX 15
tAVQVd tGLQV tAXQX tELQX tEHQZ tGLQX tGHQZ
e b e
15 10 3 3 7 0 7 0 15
25 12
tOH tLZ tHZ tOLZ tOHZ tPA tPS
10
10
tELICCH
tEHICCLb
25
Note c: Note d: Note e: Note f:
W must be high during SRAM READ cycles. Device is continuously selected with E and G both low Measured 200mV from steady state output voltage. HSB must remain high during READ and WRITE cycles.
SRAM READ CYCLE #1: Address Controlledc,d,f
2 tAVAV ADDRESS 5 tAXQX DQ (DATA OUT)
DATA VALID
3 tAVQV
SRAM READ CYCLE #2: E Controlledc,f
2 tAVAV ADDRESS 6 tELQX 7 tEHQZ 1 tELQV 11 tEHICCL
E
G 4 8 tGLQX DQ (DATA OUT) 10 tELICCH
ACTIVE
tGLQV
9 tGHQZ
DATA VALID
ICC
STANDBY
Document Control #ML0060 Rev 1.0 April, 2007
5 Simtek Confidential
STK14EC8
SRAM WRITE CYCLES #1 & #2
SYMBOLS NO. #1 12 13 14 15 16 17 18 19 20 21 tAVAV tWLWH tELWH tDVWH tWHDX tAVWH tAVWL tWHAX t WLQZ e, g tWHQX #2 tAVAV tWLEH tELEH tDVEH tEHDX tAVEH tAVEL tEHAX Alt. tWC tWP tCW tDW tDH tAW tAS tWR tWZ tOW Write Cycle Time Write Pulse Width Chip Enable to End of Write Data Set-up to End of Write Data Hold after End of Write Address Set-up to End of Write Address Set-up to Start of Write Address Hold after End of Write Write Enable to Output Disable Output Active after End of Write 3 PARAMETER MIN 15 10 15 5 0 10 0 0 7 MAX STK14EC8-15
Preliminary
STK14EC8-25 MIN 25 20 20 10 0 20 0 0 10 3 MAX
STK14EC8-45 UNITS MIN 45 30 30 15 0 30 0 0 15 3 MAX ns ns ns ns ns ns ns ns ns ns
Note g: If W is low when E goes low, the outputs remain in the high-impedance state. Note h: E or W must be VIH during address transitions.
SRAM WRITE CYCLE #1: W Controlledg,h
12 tAVAV ADDRESS 14 tELWH E 17 tAVWH 13 tWLWH 15 tDVWH DATA IN 20 tWLQZ DATA OUT
PREVIOUS DATA HIGH IMPEDANCE DATA VALID
19 tWHAX
18 tAVWL W
16 tWHDX
21 tWHQX
SRAM WRITE CYCLE #2: E Controlledg,h
12 tAVAV ADDRESS 18 tAVEL E 14 tELEH 19 tEHAX
17 tAVEH W
13 tWLEH 15 tDVEH 16 tEHDX
DATA VALID HIGH IMPEDANCE
DATA IN DATA OUT
Document Control #ML0060 Rev 1.0 April, 2007
6 Simtek Confidential
Preliminary
AutoStoreTM/POWER-UP RECALL
SYMBOLS NO. Standard 22 23 24 25 tHRECALL tSTORE VSWITCH VCCRISE tHLHZ Alternate Power-up RECALL Duration STORE Cycle Duration Low Voltage Trigger Level VCC Rise Time 150 PARAMETER MIN
STK14EC8
STK14EC8 UNITS MAX 20 15 2.65 ms ms V s i j NOTES
Note i: Note j:
tHRECALL starts from the time VCC rises above VSWITCH If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place
AutoStoreTM/POWER-UP RECALL
STORE occurs only if a SRAM write has happened. No STORE occurs without at least one SRAM write.
VCC 24 VSWITCH
25 tVCCRISE
AutoStoreTM
23 tSTORE 23 tSTORE
POWER-UP RECALL
22 tHRECALL
22 tHRECALL
Read & Write Inhibited
POWER-UP RECALL
BROWN OUT TM AutoStore
POWER-UP RECALL
POWER DOWN TM AutoStore
Note: Read and Write cycles will be ignored during STORE, RECALL and while VCC is below VSWITCH
Document Control #ML0060 Rev 1.0 April, 2007
7 Simtek Confidential
STK14EC8
SOFTWARE-CONTROLLED STORE/RECALL CYCLEk,l
Symbols NO. E Cont 26 27 28 29 30 tAVAV tAVEL tELEH tEHAX tRECALL G Cont tAVAV tAVGL tGLGH tGHAX tRECALL Alternate tRC tAS tCW STORE/RECALL Initiation Cycle Time Address Set-up Time Clock Pulse Width Address Hold Time RECALL Duration PARAMETER MIN 15 0 12 1 100 MAX MIN 25 0 20 1 STK14EC8-15
Preliminary
STK14CA8-25 MAX
STK14CA8-45 UNITS NOTES MIN 45 0 30 1 MAX ns ns ns ns 100 s k,l
100
Note k: The software sequence is clocked with E controlled READs or G controlled READs Note l: The six consecutive addresses must be read in the order listed in the Mode Selection Table. W must be high during all six consecutive cycles.
SOFTWARE STORE/RECALL CYCLE: E CONTROLLEDl
26 tAVAV ADDRESS 27 tAVEL
ADDRESS #1
26 tAVAV
ADDRESS #6
E
28 tELEH
29 tEHAX
G
23 tSTORE DQ (DATA)
DATA VALID DATA VALID
/t
30
RECALL
HIGH IMPEDENCE
SOFTWARE STORE/RECALL CYCLE: G CONTROLLEDl
26 tAVAV ADDRESS
ADDRESS #1
26 tAVAV
ADDRESS #6
E
27 tAVGL
28 tGLGH
G
23 tSTORE
/
29 tGHAX DQ (DATA)
DATA VALID DATA VALID
30 tRECALL
HIGH IMPEDENCE
Document Control #ML0060 Rev 1.0 April, 2007
8 Simtek Confidential
Preliminary
HARDWARE STORE CYCLE
SYMBOLS PARAMETER Standard 31 1 32 2 tDELAY tHLHX Alternate tHLQZ Hardware STORE to SRAM Disabled Hardware STORE Pulse Width MIN 1 15
STK14EC8
STK14EC8 UNITS MAX 70 s ns m NOTES
Note m: On a hardware STORE initiation, SRAM operation continues to be enabled for time tDELAY to allow read/write cycles to complete
HARDWARE STORE CYCLE
32 t HLHX
HSB (IN)
23 t STORE
HSB (OUT)
31
tDELAY
DQ (DATA OUT)
SRAM Enabled
SRAM Enabled
Soft Sequence Commands
NO. SYMBOLS Standard 33 tSS Soft Sequence Processing Time PARAMETER STK14EC8 MIN MAX 70 s n,o UNITS NOTES
Note n: This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command. Note o: Commands like Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.
33 tSS Soft Sequence Command ADDRESS
ADDRESS #1 ADDRESS #6
33 tSS Soft Sequence Command
ADDRESS #1 ADDRESS #6
Vcc
Document Control #ML0060 Rev 1.0 April, 2007
9 Simtek Confidential
STK14EC8
MODE SELECTION
E
H L L
Preliminary
W
X H L
G
X L X
A15-A0
X X X 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B46 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63
Mode
Not Selected Read SRAM Write SRAM Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall
I/O
Output High Z Output Data Input Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output Data Output High Z Output Data Output Data Output Data Output Data Output Data Output High Z
Power
Standby Active Active
Notes
L
H
L
Active
q,r,s
L
H
L
Active
q,r,s
Active ICC2
L
H
L
q,r,s
L
H
L
Active
q,r,s
Note q: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle. Note r: While there are 19 addresses on the STK14EC8, only the lower 16 are used to control software modes Note s: I/O state depends on the state of G. The I/O table shown assumes G low
Document Control #ML0060 Rev 1.0 April, 2007
10 Simtek Confidential
Preliminary
STK14EC8
nvSRAM OPERATION
SRAM WRITE
A WRITE cycle is performed whenever E and W are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either E or W goes high at the end of the cycle. The data on the common I/O pins DQ0-7 will be written into memory if it is valid tDVWH before the end of a W controlled WRITE or tDVEH before the end of an E controlled WRITE. It is recommended that G be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If G is left low, internal circuitry will turn off the output buffers tWLQZ after W goes low.
nvSRAM
The STK14EC8 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates like a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14EC8 supports unlimited read and writes like a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 200K STORE operations.
AutoStore OPERATION
The STK14EC8 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down). AutoStore operation is a unique feature of Simtek QuanumTrap technology that is enabled by default on the STK14EC8. During normal operation, the device will draw current from VCC to charge a capacitor connected to the VCAP pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the VCC pin drops below VSWITCH, the part will automatically disconnect the VCAP pin from VCC. A STORE operation will be initiated with power provided by the VCAP capacitor. Figure 3 shows the proper connection of the storage capacitor (VCAP) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of VCAP. The voltage on the VCAP pin is driven to 5V by a charge pump internal to the chip. A pull up should be placed on W to hold it inactive during power up. This pull-up is only effective if the W signal is tri-state during power up. Many MPU's will tristate their controls on power up. This should be verified when using the pullup. When the nvSRAM comes out on power-on-recall, the MPU must be active or the W held inactive until the MPU comes out of reset.
SRAM READ
The STK14EC8 performs a READ cycle whenever E and G are low while W and HSB are high. The address specified on pins A0-18 determine which of the 524,288 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of tAVQV (READ cycle #1). If the READ is initiated by E and G, the outputs will be valid at tELQV or at tGLQV, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the tAVQV access time without the need for transitions on any control input pins, and will remain valid until another address change or until E or G is brought high, or W and HSB is brought low.
vCC vCC 10K Ohm 0.1F vCAP vCAP
W
Figure 3: AutoStore Mode
Document Control #ML0060 Rev 1.0 April, 2007
11 Simtek Confidential
STK14EC8
To reduce unneeded nonvolatile stores, AutoStore and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal can be monitored by the system to detect an AutoStore cycle is in progress.
Preliminary
READ cycles from six specific address locations in exact order. During the STORE cycle, previous data is erased and then the new data is programmed into the nonvolatile elements. Once a STORE cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed. To initiate the software STORE cycle, the following READ sequence must be performed:
1 Read Address 2 Read Address 3 Read Address 4 Read Address 5 Read Address 6 Read Address 0x4E38 0x83E0 0x703F Valid READ Valid READ Valid READ
HARDWARE STORE (HSB) OPERATION
The STK14EC8 provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin can be used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14EC8 will conditionally initiate a STORE operation after tDELAY. An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs. SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the STK14CA8 will continue to allow SRAM operations for tDELAY. During tDELAY, multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low, it will be allowed a time, tDELAY, to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high. If HSB is not used, it should be left unconnected.
0xB1C7 Valid READ 0x7C1F Valid READ 0x8FC0 Initiate STORE Cycle
Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence and that G is active. After the tSTORE cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.
SOFTWARE RECALL
Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of E controlled or G controlled READ operations must be performed:
1 Read Address 2 Read Address 3 Read Address 4 Read Address 5 Read Address 6 Read Address 0x4E38 0x83E0 0x703F 0x4C63 Valid READ Valid READ Valid READ Initiate RECALL Cycle
0xB1C7 Valid READ 0x7C1F Valid READ
HARDWARE RECALL (POWER-UP)
During power up or after any low-power condition (VCCSOFTWARE STORE
Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14EC8 software STORE cycle is initiated by executing sequential E controlled or G controlled
Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the tRECALL cycle time, the SRAM will once again be ready for READ or WRITE operations. The RECALL operation in no way alters the data in the nonvolatile storage elements. Care must be taken so the controlling falling edge is glitch and ring free so as not to double clock the read address.
Document Control #ML0060 Rev 1.0 April, 2007
12 Simtek Confidential
Preliminary
DATA PROTECTION
The STK14EC8 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when VCCSTK14EC8
LOW AVERAGE ACTIVE POWER
CMOS technology provides the STK14EC8 with the benefit of power supply current that scales with cycle time. Less current will be drawn as the memory cycle time becomes longer than 50 ns. Figure 4 shows the relationship between ICC and READ/ WRITE cycle time. Worst-case current consumption is shown for commercial temperature range, VCC=3.6V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14EC8 depends on the following items:
1 2 3 4 5 6 The duty cycle of chip enable The overall cycle rate for operations The ratio of READs to WRITEs The operating temperature The VCC Level I/O Loading
NOISE CONSIDERATIONS
The STK14EC8 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1 F connected between VCC and VSS, using leads and traces that are a short as possible. As with all high-speed CMOS ICs, careful routing of power, ground, and signals will reduce circuit noise.
Figure 4 - Current vs Cycle Time
Document Control #ML0060 Rev 1.0 April, 2007
13 Simtek Confidential
STK14EC8
Preliminary
PREVENTING AUTOSTORE
The AutoStore function can be disabled by initiating an AutoStore Disable sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the AutoStore Disable sequence, the following sequence of E controlled or G controlled READ operations must be performed:
1 Read Address 2 Read Address 3 Read Address 4 Read Address 5 Read Address 6 Read Address 0x4E38 0x83E0 0x703F 0x8B45 Valid READ Valid READ Valid READ AutoStore Disable
The AutoStore can be re-enabled by initiating an AutoStore Enable sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore Enable sequence, the following sequence of E controlled or G controlled READ operations must be performed:
1 Read Address 2 Read Address 3 Read Address 4 Read Address 5 Read Address 6 Read Address 0x4E38 0x83E0 0x703F 0x4B46 Valid READ Valid READ Valid READ AutoStore Enable
0xB1C7 Valid READ 0x7C1F Valid READ
0xB1C7 Valid READ 0x7C1F Valid READ
If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) needs to be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled, but best design practice is to set the enable or disable state during each power-up sequence and not depend on this factory default condition. Simtek recommends users configure the part completely for the specific application.
This is a product in development that has fixed target specifications that are subject to change pending characterization results. Simtek Confidential & Proprietary
14
Document Control #ML0060 Rev 1.0 April, 2007
Preliminary
ORDERING INFORMATION STK14EC8-T F 45 I TR
Packing Option Blank = Tube TR = Tape and Reel Temperature Range Blank = Commercial (0 to +70 C) I = Industrial (-40 to +85 C) Access Time 15 = 15 ns 25 = 25 ns 45 = 45 ns Lead Finish F = 100% Sn (Matte Tin) RoHS Compliant Package
STK14EC8
T = Plastic 44-pin 400 mil TSOP-II (32 mil pitch)
Document Control #ML0060 Rev 1.0 April, 2007
15 Simtek Confidential
STK14EC8
Ordering Codes
STK14EC8-TF15 STK14EC8-TF25 STK14EC8-TF45 STK14EC8-TF15TR STK14EC8-TF25TR STK14EC8-TF45TR STK14EC8-TF15I STK14EC8-TF25I STK14EC8-TF45I STK14EC8-TF15ITR STK14EC8-TF25ITR STK14EC8-TF45ITR 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM 3V 512Kx8 AutoStore nvSRAM TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400 TSOP44-400
Preliminary
Commercial Commercial Commercial Commercial Commercial Commercial Industrial Industrial Industrial Industrial Industrial Industrial
Document Control #ML0060 Rev 1.0 April, 2007
16 Simtek Confidential
Preliminary
STK14EC8
PACKAGE DIAGRAMS
44 Pin TSOPII
22 1
0.404 0.396
(
10.262 10.058
) (
11.938 11.735
0.470 0.455
)
23
44
0.0404 0.0396
10.262 (10.058 )
0 5 0.0235 0.0160 0.597 ( 0.406)
0.0315 (0.800)
BSC
0.016 0.012
0.400 (0.300 )
0.047 0.039
(1.194 ) 0.991
0.729 0.721 18.517 ( 18.313 )
Base Plane Seating Plane 0.004 (0.10)
0.150 0.050
DIM = INCHES DIM = mm MIN MAX
( 0.0059) 0.0020
MIN ( MAX )
Document Control #ML0060 Rev 1.0 April, 2007
17 Simtek Confidential
STK14EC8
Document Revision History Rev 1.0 Date April 2007 Change
Moved to Preliminary from Advance Information
Preliminary
- made clear that nominal supply is 3.3V, not 3.0V (range 2.7V to 3.6V) - modified language on pin description of HSB and NC. - changed ISB from 1mA to 2mA. - changed Icc3 from 8mA to 13mA - clarified description language of Figure 3 - clarifed description language of Software Recall - clarified description language of Preventing Autostore - corrected typo on Industrial temp range: -45 to -40
SIMTEK STK14EC8 Datasheet, April 2007 Copyright 2007, Simtek Corporation. All rights reserved. This datasheet may only be printed for the expressed use of Simtek Customers. No part of the datasheet may be reproduced in any other form or means without the express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use, Simtek products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Simtek. Furthermore, Simtek does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Simtek products in lifesupport systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Simtek against all charges. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark, or other proprietary right.
Document Control #ML0060 Rev 1.0 April, 2007
18 Simtek Confidential

▲Up To Search▲

Price & Availability of STK14EX8-TF45ITR

	To Download STK14EX8-TF45ITR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .