View IRF6722SPBF_4127906.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PD - 96137
IRF6722SPBF IRF6722STRPbF
l l l l l l l l l l
RoHS Compliant Containing No Lead and Bromide Low Profile (<0.7 mm) Dual Sided Cooling Compatible Ultra Low Package Inductance Optimized for High Frequency Switching Ideal for CPU Core DC-DC Converters Optimized for Control FET application Low Conduction and Switching Losses Compatible with existing Surface Mount Techniques 100% Rg tested
Typical values (unless otherwise specified)
DirectFET Power MOSFET RDS(on) Qgs2
1.2nC
VDSS Qg
tot
VGS Qgd
4.1nC
RDS(on) Qoss
11nC
30V max 20V max 4.7m@ 10V 8.0m@ 4.5V
Qrr
30nC
Vgs(th)
1.9V
11nC
ST
Applicable DirectFET Outline and Substrate Outline (see p.7,8 for details) SQ SX ST MQ MX MT MP
DirectFET ISOMETRIC
Description
The IRF6722SPBF combines the latest HEXFET(R) Power MOSFET Silicon technology with the advanced DirectFETTM packaging to achieve the lowest on-state resistance in a package that has the footprint of a MICRO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%. The IRF6722SPBF balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6722SPBF has been optimized for parameters that are critical in synchronous buck operating from 12 volt bus converters including Rds(on) and gate charge to minimize losses.
Absolute Maximum Ratings
Parameter
VDS VGS ID @ TA = 25C ID @ TA = 70C ID @ TC = 25C IDM EAS IAS
20
Typical RDS(on) (m)
Max.
Units
V
Drain-to-Source Voltage Gate-to-Source Voltage Continuous Drain Current, VGS @ 10V Continuous Drain Current, VGS @ 10V Continuous Drain Current, VGS @ 10V Pulsed Drain Current Single Pulse Avalanche Energy Avalanche CurrentAg
g
e e f
h
VGS, Gate-to-Source Voltage (V)
30 20 13 11 58 110 82 11
14 12 10 8 6 4 2 0 0 4 8 12 16 20 24 ID= 11A VDS= 24V VDS= 15V
A
mJ A
ID = 13A 15 10 5 0 2 4 6 8 T J = 25C 10 12 14 16 18 20
TJ = 125C
28
VGS, Gate -to -Source Voltage (V)
Fig 1. Typical On-Resistance vs. Gate Voltage Notes: Click on this section to link to the appropriate technical paper. Click on this section to link to the DirectFET Website. Surface mounted on 1 in. square Cu board, steady state.
QG Total Gate Charge (nC)
Fig 2. Typical Total Gate Charge vs. Gate-to-Source Voltage
TC measured with thermocouple mounted to top (Drain) of part. Repetitive rating; pulse width limited by max. junction temperature. Starting TJ = 25C, L = 1.45mH, RG = 25, IAS = 11A.
www.irf.com
1
11/12/07
IRF6722SPBF
Static @ TJ = 25C (unless otherwise specified)
Parameter
BVDSS VDSS/TJ RDS(on) VGS(th) VGS(th)/TJ IDSS IGSS gfs Qg Qgs1 Qgs2 Qgd Qgodr Qsw Qoss RG td(on) tr td(off) tf Ciss Coss Crss Drain-to-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-Resistance Gate Threshold Voltage Gate Threshold Voltage Coefficient Drain-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Forward Transconductance Total Gate Charge Pre-Vth Gate-to-Source Charge Post-Vth Gate-to-Source Charge Gate-to-Drain Charge Gate Charge Overdrive Switch Charge (Qgs2 + Qgd) Output Charge Gate Resistance Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Input Capacitance Output Capacitance Reverse Transfer Capacitance
Min.
30 --- --- --- 1.4 --- --- --- --- --- 23 --- --- --- --- --- --- --- --- --- --- --- --- --- --- ---
Typ. Max. Units
--- 22 4.7 8.0 1.9 -6.0 --- --- --- --- --- 11 2.5 1.2 4.1 3.0 5.3 11 1.4 7.7 11 8.5 5.7 1320 490 150 --- --- 7.3 10.3 2.4 --- 1.0 150 100 -100 --- 17 --- --- --- --- --- --- 2.5 --- --- --- --- --- --- --- pF nC
Conditions
VGS = 0V, ID = 250A
V mV/C Reference to 25C, ID = 1mA m VGS = 10V, ID = 13A V mV/C A nA S VGS = 4.5V, ID = 11A VDS = VGS, ID = 50A VDS = 24V, VGS = 0V VDS = 24V, VGS = 0V, TJ = 125C VGS = 20V VGS = -20V VDS = 15V, ID = 11A VDS = 15V nC VGS = 4.5V ID = 11A See Fig. 15 VDS = 16V, VGS = 0V VDD = 15V, VGS = 4.5VAi ID = 11A RG = 1.8 See Fig. 17 VGS = 0V VDS = 15V = 1.0MHz
i i
ns
Diode Characteristics
Parameter
IS ISM VSD trr Qrr Continuous Source Current (Body Diode) Pulsed Source Current (Body Diode)Ag Diode Forward Voltage Reverse Recovery Time Reverse Recovery Charge
Min.
--- --- --- --- ---
Typ. Max. Units
--- --- 0.80 21 30 52 A 110 1.0 32 45 V ns nC
Conditions
MOSFET symbol showing the integral reverse p-n junction diode. TJ = 25C, IS = 11A, VGS = 0V TJ = 25C, IF = 11A di/dt = 500A/s
i
i
Notes:
Pulse width 400s; duty cycle 2%.
2
www.irf.com
IRF6722SPBF
Absolute Maximum Ratings
PD @TA = 25C PD @TA = 70C PD @TC = 25C TP TJ TSTG Power Dissipation Power Dissipation Power Dissipation Peak Soldering Temperature Operating Junction and Storage Temperature Range
e e f
Parameter
Max.
2.2 1.4 42 270 -40 to + 150
Units
W
C
Thermal Resistance
RJA RJA RJA RJC RJ-PCB Junction-to-Ambient Junction-to-Ambient Junction-to-Ambient Junction-to-Case Junction-to-PCB Mounted Linear Derating Factor
100 D = 0.50 0.20 0.10 0.05 0.02 0.01
J J 1 1 R1 R1 2 R2 R2 R3 R3 A 2 3 3 A
el jl kl fl
Parameter
Typ.
--- 12.5 20 --- 1.0 0.017
Max.
58 --- --- 3.0 ---
Units
C/W
eA
W/C
Thermal Response ( Z thJA )
10
1
0.1
Ri (C/W) i (sec) 5.918 0.002411 31.143 0.5773 20.943 22.8
Ci= i/Ri Ci= i/Ri
0.01
SINGLE PULSE ( THERMAL RESPONSE )
Notes: 1. Duty Factor D = t1/t2 2. Peak Tj = P dm x Zthja + Tc 0.01 0.1 1 10 100 1000
0.001 1E-006
1E-005
0.0001
0.001
t1 , Rectangular Pulse Duration (sec)
Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient
Used double sided cooling , mounting pad with large heatsink. Mounted on minimum footprint full size board with metalized
back and with small clip heatsink. Notes:
R is measured at TJ of approximately 90C.
Surface mounted on 1 in. square Cu (still air).
Mounted to a PCB with small clip heatsink (still air)
Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)
www.irf.com
3
IRF6722SPBF
1000
TOP VGS 10V 5.0V 4.5V 4.0V 3.5V 3.0V 2.8V 2.5V
1000
TOP VGS 10V 5.0V 4.5V 4.0V 3.5V 3.0V 2.8V 2.5V
ID, Drain-to-Source Current (A)
100
BOTTOM
ID, Drain-to-Source Current (A)
100
BOTTOM
10
10
2.5V 1
1
2.5V
60s PULSE WIDTH
0.1 0.1 1 Tj = 25C 10 0.1 100 1000 0.1 1
60s PULSE WIDTH
Tj = 150C 10
100
1000
VDS, Drain-to-Source Voltage (V)
V DS, Drain-to-Source Voltage (V)
Fig 4. Typical Output Characteristics
1000 VDS = 15V 60s PULSE WIDTH 100 T J = 150C 10 T J = 25C T J = -40C
Typical RDS(on) (Normalized)
Fig 5. Typical Output Characteristics
2.0 ID = 13A V GS = 10V V GS = 4.5V 1.5
ID, Drain-to-Source Current (A)
1.0
1
0.1 1 2 3 4 5 6
0.5 -60 -40 -20 0 20 40 60 80 100 120 140 160 T J , Junction Temperature (C)
Fig 6. Typical Transfer Characteristics
10000
VGS = 0V, f = 1 MHZ C iss = C gs + C gd, C ds SHORTED C rss = C gd
VGS, Gate-to-Source Voltage (V)
Fig 7. Normalized On-Resistance vs. Temperature
30 25
Vgs = 3.5V Vgs = 4.0V Vgs = 4.5V Vgs = 5.0V Vgs = 8.0V Vgs = 10V
T J = 25C
Typical RDS(on) ( m)
C oss = C ds + C gd
C, Capacitance(pF)
20 15 10 5 0
Ciss 1000 Coss
Crss 100 1 10 VDS, Drain-to-Source Voltage (V) 100
0
20
40
60
80
100
120
Fig 8. Typical Capacitance vs.Drain-to-Source Voltage
Fig 9. Typical On-Resistance vs. Drain Current and Gate Voltage
ID, Drain Current (A)
4
www.irf.com
IRF6722SPBF
1000 1000 OPERATION IN THIS AREA LIMITED BY R DS(on) 100sec
ISD, Reverse Drain Current (A)
100
T J = 150C T J = 25C T J = -40C
ID, Drain-to-Source Current (A)
100
10 1msec 1 DC 0.1 T A = 25C T J = 150C 10msec
10
1 VGS = 0V 0 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 VSD, Source-to-Drain Voltage (V)
Single Pulse 0.01 0.01 0.10 1.00 10.00 100.00 VDS, Drain-to-Source Voltage (V)
Fig 10. Typical Source-Drain Diode Forward Voltage
Typical VGS(th) Gate threshold Voltage (V)
Fig11. Maximum Safe Operating Area
3.0
60 50
ID, Drain Current (A)
2.5
40 30 20 10 0 25 50 75 100 125 150 T C , Case Temperature (C)
2.0
ID = 50A ID = 150A
1.5
ID = 250A ID = 1.0mA ID = 1.0A
1.0 -75 -50 -25 0 25 50 75 100 125 150 T J , Temperature ( C )
Fig 12. Maximum Drain Current vs. Case Temperature
350
EAS , Single Pulse Avalanche Energy (mJ)
Fig 13. Typical Threshold Voltage vs. Junction Temperature
ID TOP 0.98A 1.23A BOTTOM 11A
300 250 200 150 100 50 0 25 50 75
100
125
150
Starting T J , Junction Temperature (C)
Fig 14. Maximum Avalanche Energy vs. Drain Current
www.irf.com
5
IRF6722SPBF
Id Vds Vgs
L
0
DUT
20K 1K
S
VCC
Vgs(th)
Qgodr
Qgd
Qgs2 Qgs1
Fig 15a. Gate Charge Test Circuit
Fig 15b. Gate Charge Waveform
V(BR)DSS
15V
tp
DRIVER
VDS
L
VGS RG
D.U.T
IAS tp
+ - VDD
A
20V
0.01
I AS
Fig 16b. Unclamped Inductive Waveforms
Fig 16a. Unclamped Inductive Test Circuit
VDS VGS RG
RD
VDS 90%
D.U.T.
+
- VDD
VGS
Pulse Width 1 s Duty Factor 0.1 %
10% VGS
td(on) tr t d(off) tf
Fig 17a. Switching Time Test Circuit
Fig 17b. Switching Time Waveforms
6
www.irf.com
IRF6722SPBF
D.U.T
Driver Gate Drive
+
P.W.
Period
D=
P.W. Period VGS=10V
+
Circuit Layout Considerations * Low Stray Inductance * Ground Plane * Low Leakage Inductance Current Transformer
***
D.U.T. ISD Waveform Reverse Recovery Current Body Diode Forward Current di/dt D.U.T. VDS Waveform Diode Recovery dv/dt
-
-
+
RG
*
* * * *
dv/dt controlled by RG Driver same type as D.U.T. I SD controlled by Duty Factor "D" D.U.T. - Device Under Test
V DD
VDD
**
+ -
Re-Applied Voltage Inductor Curent
Body Diode
Forward Drop
Ripple 5%
ISD
* Use P-Channel Driver for P-Channel Measurements ** Reverse Polarity for P-Channel
*** VGS = 5V for Logic Level Devices
Fig 18. Diode Reverse Recovery Test Circuit for HEXFET(R) Power MOSFETs
DirectFET Substrate and PCB Layout, ST Outline (Small Size Can, T-Designation).
Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.
G = GATE D = DRAIN S = SOURCE
D G D
S S
D
D
www.irf.com
7
IRF6722SPBF
DirectFET Outline Dimension, ST Outline (Small Size Can, T-Designation).
Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.
DIMENSIONS
METRIC MAX CODE MIN 4.85 A 4.75 3.95 B 3.70 2.85 C 2.75 0.45 D 0.35 0.62 E 0.58 0.62 F 0.58 0.79 G 0.75 0.57 H 0.53 0.30 J 0.26 0.98 K 0.88 2.28 L 2.18 M 0.616 0.676 R 0.020 0.080 0.17 P 0.08 IMPERIAL MIN MAX 0.187 0.191 0.146 0.156 0.108 0.112 0.014 0.018 0.023 0.024 0.023 0.024 0.030 0.031 0.021 0.022 0.010 0.012 0.035 0.039 0.086 0.090 0.0235 0.0274 0.0008 0.0031 0.003 0.007
DirectFET Part Marking
GATE MARKING LOGO PART NUMBER BATCH NUMBER DATE CODE
Line above the last character of the date code indicates "Lead-Free"
8
www.irf.com
IRF6722SPBF
DirectFET Tape & Reel Dimension (Showing component orientation).
NOTE: Controlling dimensions in mm Std reel quantity is 4800 parts. (ordered as IRF6722STRPBF). For 1000 parts on 7" reel, order IRF6722STR1PBF REEL DIMENSIONS STANDARD OPTION (QTY 4800) TR1 OPTION (QTY 1000) IMPERIAL IMPERIAL METRIC METRIC MIN MAX CODE MIN MAX MAX MIN MAX MIN 12.992 N.C 6.9 N.C 177.77 N.C 330.0 A N.C 0.795 N.C B 0.75 N.C N.C N.C 19.06 20.2 0.504 0.50 C 0.53 0.520 13.5 12.8 13.2 12.8 0.059 D 0.059 1.5 1.5 N.C N.C N.C N.C 3.937 E 2.31 58.72 100.0 N.C N.C N.C N.C F N.C N.C 0.724 N.C N.C 0.53 18.4 13.50 0.488 G 0.47 11.9 12.4 N.C 0.567 14.4 12.01 0.469 H 0.47 11.9 11.9 0.606 15.4 12.01 N.C
LOADED TAPE FEED DIRECTION
NOTE: CONTROLLING DIMENSIONS IN MM
CODE A B C D E F G H
DIMENSIONS METRIC IMPERIAL MIN MIN MAX MAX 0.311 0.319 7.90 8.10 0.154 0.161 3.90 4.10 0.469 11.90 12.30 0.484 0.215 5.45 5.55 0.219 0.201 5.10 5.30 0.209 0.256 6.50 6.70 0.264 0.059 1.50 N.C N.C 0.059 1.50 1.60 0.063
Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.11/2007
www.irf.com
9

▲Up To Search▲

Price & Availability of IRF6722SPBF

	To Download IRF6722SPBF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .