 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| NIKO-SEM N-Channel Logic Level Enhancement Mode Field Effect Transistor P75N02LTG TO-220 Lead-Free D PRODUCT SUMMARY V(BR)DSS 25 RDS(ON) 5m[ ID 75A 1. GATE 2. DRAIN 3. SOURCE G S ABSOLUTE MAXIMUM RATINGS (TC = 25 C Unless Otherwise Noted) PARAMETERS/TEST CONDITIONS Gate-Source Voltage Continuous Drain Current Pulsed Drain Current 1 Avalanche Current Avalanche Energy Repetitive Avalanche Energy 2 Power Dissipation L = 0.1mH L = 0.05mH TC = 25 C TC = 100 C Operating Junction & Storage Temperature Range Lead Temperature ( /16" from case for 10 sec.) THERMAL RESISTANCE RATINGS THERMAL RESISTANCE Junction-to-Case Junction-to-Ambient Case-to-Heatsink 1 2 1 SYMBOL VGS LIMITS 20 75 50 UNITS V TC = 25 C TC = 100 C ID IDM IAR EAS EAR PD Tj, Tstg TL A 170 60 140 5.6 60 32.75 -55 to 150 275 C W mJ SYMBOL RJC RJA RCS TYPICAL MAXIMUM 2.3 62.5 UNITS C / W 0.6 Pulse width limited by maximum junction temperature. Duty cycle 1H ELECTRICAL CHARACTERISTICS (TC = 25 C, Unless Otherwise Noted) PARAMETER SYMBOL TEST CONDITIONS STATIC Drain-Source Breakdown Voltage Gate Threshold Voltage Gate-Body Leakage Zero Gate Voltage Drain Current V(BR)DSS VGS(th) IGSS IDSS VGS = 0V, ID = 250A VDS = VGS, ID = 250A VDS = 0V, VGS = 20V VDS = 20V, VGS = 0V VDS = 20V, VGS = 0V, TJ = 125 C 25 1 1.5 3 250 25 250 nA A V LIMITS UNIT MIN TYP MAX 1 Sep-09-2004 NIKO-SEM N-Channel Logic Level Enhancement Mode Field Effect Transistor P75N02LTG TO-220 Lead-Free On-State Drain Current 1 Drain-Source On-State Resistance1 Forward Transconductance1 ID(ON) RDS(ON) gfs VDS = 10V, VGS = 10V VGS = 10V, ID = 30A VGS = 7V, ID = 24A VDS = 15V, ID = 30A DYNAMIC 70 5 6 16 7 8 A m[ S Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge 2 2 Ciss Coss Crss Qg Qgs Qgd 2 5000 VGS = 0V, VDS = 15V, f = 1MHz 1800 800 140 VDS = 0.5V (BR)DSS, VGS = 10V, ID = 35A 40 75 7 VDS = 15V, RL = 1[ ID 30A, VGS = 10V, RGS = 2.5[ 7 24 6 nS nC pF Gate-Source Charge Gate-Drain Charge2 Turn-On Delay Time Rise Time 2 td(on) tr td(off) tf Turn-Off Delay Time2 Fall Time2 SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (TC = 25 C) Continuous Current Pulsed Current 3 Forward Voltage1 Reverse Recovery Time Peak Reverse Recovery Current Reverse Recovery Charge 1 2 IS ISM VSD trr IRM(REC) Qrr IF = IS, dlF/dt = 100A / S IF = IS, VGS = 0V 37 200 0.043 75 170 1.3 A V nS A C Pulse test : Pulse Width 300 sec, Duty Cycle 2H. Independent of operating temperature. 3 Pulse width limited by maximum junction temperature. REMARK: THE PRODUCT MARKED WITH "P75N02LTG", DATE CODE or LOT # Orders for parts with Lead-Free plating can be placed using the PXXXXXXXG parts name 2 Sep-09-2004 NIKO-SEM N-Channel Logic Level Enhancement Mode Field Effect Transistor P75N02LTG TO-220 Lead-Free TO-220 (3-Lead) MECHANICAL DATA mm Dimension Min. A B C D E F G 28.5 14.6 8.4 0.72 9.78 2.61 Typ. 10.16 2.74 20 28.9 15.0 8.8 0.8 29.3 15.4 9.2 0.88 Max. 10.54 2.87 H I J K L M N Dimension Min. 2.4 1.19 4.4 1.14 2.3 0.26 Typ. 2.54 1.27 4.6 1.27 2.6 0.46 7 Max. 2.68 1.35 4.8 1.4 2.9 0.66 mm J A B K C I D 1 2 3 F E H L G M 3 Sep-09-2004 |
Price & Availability of P75N02LTG
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |