 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| AL4CS211/221/231/241/251 512, 1K, 2K, 4K, 8K x 9 Synchronous FIFOs Applications Multimedia System ATM Switches Routers Cable Modems Wireless Base Stations SONET(Synchronous Optical Network) Multiplexers TBC(Time Base Corrector) Hard Disk cache memory Features * * * * * * * * * * * * High performance, low-power, FIFO(FirstIn First-Out) memory 512 x9 bit I/O port (AL4CS211) 1K x9 bit 1/O port (AL4CS221) 2K x9 bit I/O port (AL4CS231) 4K x9 bit I/O port (AL4CS241) 8K x9 bit I/O port (AL4CS251) High clock speed (133MHz) Fully independent read/write access Empty, Full, and programmable Almost Empty, Almost Full flags Output enable control (data skipping) 3.3V power with 5V signal tolerant input Standard 32-pin TQFP and PLCC Description The AL4CS211/AL4CS221/AL4CS231/ AL4CS241/AL4CS251 series memory products are high-performance, low-power 9-bit read/write FIFO (First-In-First-Out) memory chips. They are specially designed to buffer high speed streaming data for a wide range of communication applications, such as optical disk controllers, Local Area Networks (LANs), SONET (Synchronous Optical Network). Ordering Information Part number Package Power Supply AL4CS211, AL4CS221, AL4CS231, AL4CS241, AL4CS251 32-pin plastic TQFP and PLCC +3.3V10% 24 23 22 21 20 19 18 25 26 27 28 29 30 31 32 1 2 3 4 5 6 7 8 17 13 16 14 15 15 12 11 10 9 8 7 6 5 4 AVERLOGIC 14 16 13 17 12 18 11 19 10 20 9 21 22 AVERLOGIC 3 2 1 32 31 30 AL4CS2X1 x-xx-xx xxxx xxxx AL4CS2X1 x-xx-xx xxxx xxxx 23 24 25 26 27 28 29 TQFP PACKAGE TOP VIEW PLCC PACKAGE TOP VIEW /OE Input data bus Input Buffer (512, 1k ,2k, 4k, 8k) x9 Memory Array Output Buffer Output data bus WCLK /WEN1 WEN2 Write Control Logic Write Pointer Read Control Logic Read Pointer RCLK /REN1 /REN2 /LD /FF Offset Regissers Flag Logic /EF /PAF /PAE /RS Reset Logic AL4CS2x1 FIFO Block Diagram The 9bit input and output ports operate independently at a maximum speed of 133 MHz. The built-in address decoder and pointer managing circuits provide a straightforward bus interface to serially read/write memory that reduces inter-chip design efforts. The AL4CS2x1 embedded memory array and high performance process technologies with extended controller functions (read skip, fixed and programmable status flags.. etc.) offer flexible memory management. The input data is synchronous with a freerunning clock (WCLK), and input-enable pins (/WEN1, /WEN2). Data is written into the FIFO on every clock when enable pins are asserted. The output is synchronous with the other free-running clock (RCLK) and enables (/REN1, /REN2). An Output Enable pin (/OE) is provided at the read port for tri-state control of the output port. The FIFOs can output two fixed flags, Empty Flag( /EF) and Full Flag (/FF), and two programmable flags, Almost-Empty (/PAE) and Almost-Full (/PAF). The offsets of the /PAE and /PAF flags are loaded when Load pin (/LD) goes low. These chips are available as a 32-pin TQFP and PLCC Package. DISTRIBUTED BY: AVERLOGIC TECHNOLOGIES, INC. TEL: 1 408 361-0400 e-mail: sales@averlogic.com URL: www.averlogic.com April 5, 2002 |
Price & Availability of AL4CS2111
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |