![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
HD74HC241 Octal Buffers/Line Drivers/Line Receivers (with noninverted 3-state outputs) REJ03D0595-0200 (Previous ADE-205-472) Rev.2.00 Jan 31, 2006 Description The HD74HC241 is a noninverting buffer and has one active low enable and one active high enable. Each enable independently controls 4 buffers. This device does not have schmitt trigger inputs. Features * * * * * * High Speed Operation: tpd = 11 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 A max Low Quiescent Supply Current: ICC (static) = 4 A max (Ta = 25C) Ordering Information Part Name HD74HC241FPEL HD74HC241RPEL Package Type SOP-20 pin (JEITA) SOP-20 pin (JEDEC) Package Code (Previous Code) PRSP0020DD-B (FP-20DAV) Package Abbreviation FP Taping Abbreviation (Quantity) EL (2,000 pcs/reel) EL (1,000 pcs/reel) PRSP0020DC-A RP (FP-20DBV) Note: Please consult the sales office for the above package availability. Function Table 1G Inputs 2G A X H L Output Y Z H L H L X Z : : : : H L L H L H high level low level irrelevant off (high-impedance) state of a 3-state output Rev.2.00 Jan 31, 2006 page 1 of 6 HD74HC241 Pin Arrangement 1G1 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 1 2 3 4 5 6 7 8 9 20 VCC 19 2G 18 1Y1 17 2A4 16 1Y2 15 2A3 14 1Y3 13 2A2 12 1Y4 11 2A1 (Top view) GND 10 Logic Diagram To three other 1A buffers To three other 2A buffers Input 1A VCC Two of 8 buffers YA Input 2A VCC YB G Strobe G Rev.2.00 Jan 31, 2006 page 2 of 6 HD74HC241 Absolute Maximum Ratings Item Supply voltage range Input / Output voltage Input / Output diode current Output current VCC, GND current Power dissipation Storage temperature Symbol VCC VIN, VOUT IIK, IOK IO ICC or IGND PT Tstg Ratings -0.5 to 7.0 -0.5 to VCC +0.5 20 35 75 500 -65 to +150 Unit V V mA mA mA mW C Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. Recommended Operating Conditions Item Supply voltage Input / Output voltage Operating temperature Input rise / fall time*1 Symbol VCC VIN, VOUT Ta tr, tf Ratings 2 to 6 0 to VCC -40 to 85 0 to 1000 0 to 500 0 to 400 Unit V V Conditions C ns VCC = 2.0 V VCC = 4.5 V VCC = 6.0 V Notes: 1. This item guarantees maximum limit when one input switches. Waveform: Refer to test circuit of switching characteristics. Electrical Characteristics Item Input voltage Symbol VCC (V) VIH 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 6.0 6.0 6.0 Min 1.5 3.15 4.2 -- -- -- 1.9 4.4 5.9 4.18 5.68 -- -- -- -- -- -- -- -- Ta = 25C Typ Max -- -- -- -- -- -- 2.0 4.5 6.0 -- -- 0.0 0.0 0.0 -- -- -- -- -- -- -- -- 0.5 1.35 1.8 -- -- -- -- -- 0.1 0.1 0.1 0.26 0.26 0.5 0.1 4.0 Ta = -40 to+85C Unit Min Max 1.5 3.15 4.2 -- -- -- 1.9 4.4 5.9 4.13 5.63 -- -- -- -- -- -- -- -- -- -- -- 0.5 1.35 1.8 -- -- -- -- -- 0.1 0.1 0.1 0.33 0.33 5.0 1.0 40 V Test Conditions VIL V Output voltage VOH V Vin = VIH or VIL IOH = -20 A IOH = -6 mA IOH = -7.8 mA V Vin = VIH or VIL IOL = 20 A VOL IOL = 6 mA IOL = 7.8 mA A Vin = VIH or VIL, Vout = VCC or GND A Vin = VCC or GND A Vin = VCC or GND, Iout = 0 A Off-state output current Input current Quiescent supply current IOZ Iin ICC Rev.2.00 Jan 31, 2006 page 3 of 6 HD74HC241 Switching Characteristics (CL = 50 pF, Input tr = tf = 6 ns) Item Propagation delay time Symbol VCC (V) tPHL 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Output rise/fall time Input capacitance tTLH tTHL Cin 2.0 4.5 6.0 -- Ta = 25C Min Typ Max -- -- 90 -- 12 18 -- -- 15 -- -- 90 -- 10 18 -- -- 15 -- -- 150 -- 11 30 -- -- 26 -- -- 150 -- 12 30 -- -- 26 -- -- 150 -- 16 30 -- -- 26 -- -- 150 -- -- -- -- -- -- 19 -- -- 4 -- 5 30 26 60 12 10 10 Ta = -40 to +85C Unit Min Max -- 115 ns -- 23 -- 20 -- 115 ns -- 23 -- 20 -- 190 ns -- 38 -- 33 -- 190 ns -- 38 -- 33 -- 190 ns -- 38 -- 33 -- 190 ns -- -- -- -- -- -- 38 33 75 15 13 10 ns Test Conditions tPLH Output enable time tZL tZH Output disable time tLZ tHZ pF Test Circuit VCC VCC Output 1 k 1Y1 to 2Y4 1A1 to 2A4 CL = 50 pF S1 OPEN GND VCC 1G, 2G Pulse Generator Zout = 50 See Function Table Input TEST t PLH / t PHL t ZH/ t HZ t ZL / t LZ Note : 1. CL includes probe and jig capacitance. S1 OPEN GND VCC Rev.2.00 Jan 31, 2006 page 4 of 6 HD74HC241 Waveforms * Waveform - 1 tr 90 % 50 % 10 % t PLH 90 % Input Y 50 % 10 % t TLH 90 % 50 % 10 % t PHL 90 % 50 % 10 % t THL tr 90 % 50 % 10 % 50 % 10 % VCC 0V VCC 10 % t LZ 0V VOH Waveform - A t ZH Waveform - B 50 % t HZ 90 % 10 % VOL VOH VOL Notes : 1. Input waveform : PRR 1 MHz, duty cycle 50%, tr 6 ns, tf 6 ns 2. Waveform- A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform- B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. The output are measured one at a time with one transition per measurement. tf VCC 0V Input A VOH VOL * Waveform - 2 tf 90 % Input 1G Input 2G 10 % 90 % 50 % t ZL 90 % 50 % 50 % Rev.2.00 Jan 31, 2006 page 5 of 6 HD74HC241 Package Dimensions JEITA Package Code P-SOP20-5.5x12.6-1.27 RENESAS Code PRSP0020DD-B Previous Code FP-20DAV MASS[Typ.] 0.31g *1 D 11 F NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET. 20 bp E HE Index mark Reference Symbol *2 c Dimension in Millimeters Min Nom 12.60 5.50 Max 13.0 Terminal cross section ( Ni/Pd/Au plating ) 1 Z e *3 D E A2 A1 0.00 10 bp x M L1 0.10 0.20 2.20 A bp b1 c c 1 0.34 0.40 0.46 0.15 0.20 0.25 A HE 0 7.50 7.80 1.27 8 8.00 y e x y A1 L 0.12 0.15 0.80 0.50 1 Detail F Z L L 0.70 1.15 0.90 JEITA Package Code P-SOP20-7.5x12.8-1.27 RENESAS Code PRSP0020DC-A Previous Code FP-20DBV MASS[Typ.] 0.52g *1 D F 11 NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" @ DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT @ INCLUDE TRIM OFFSET. 20 bp *2 HE E Index mark Reference Symbol c Dimension in Millimeters Min Nom 12.80 7.50 Max 13.2 Terminal cross section ( Ni/Pd/Au plating ) 1 Z e *3 D E A2 10 bp x M L1 A1 A bp b1 c c 1 0.10 0.20 0.30 2.65 0.34 0.40 0.46 0.20 0.25 0.30 A HE 0 10.00 10.40 1.27 8 10.65 A1 y L e x y Z 0.12 0.15 0.935 0.40 1 Detail F L L 0.70 1.45 1.27 Rev.2.00 Jan 31, 2006 page 6 of 6 Sales Strategic Planning Div. Keep safety first in your circuit designs! Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 http://www.renesas.com Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 (c) 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .5.0 |
Price & Availability of HD74HC241
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |