 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CP1158 Product Brief OPTRANS Series 8-port Ethernet Over SDH Mapping Device www..com OVERVIEW The CP1158 is one of the OPTRANS series chips designed by Chiphomer Technology Limited. It is a highly integrated EOS device that provides for mapping of 10/100/1000 Mbit/s Ethernet into SDH STM-1 Transport payloads. The device supports connection for up to eight 10/100 Mbit/s Ethernet ports, using SMII or SS-SMII interface, or one 1000 Mbit/s Ethernet port, using GMII interface. Ethernet frames are encapsulated using either GFP or HDLC-like protocol. The encapsulated Ethernet frames are then mapped into virtually concatenated VC-12, VC-3 or VC-4 payloads. Link Capacity Adjustment Scheme (LCAS) for VC-12/VC-3/VC-4 virtual concatenation is provided to enable hitless addition and removal of bandwidth under the control of a network management system. The VC-12, VC-3 and VC-4 POH generation and termination are performed. A byte-wide 19.44MHz Telecom Bus interface is provided for the SDH interface. PBGA352 PBGA352 -40 ~ 85 FEATURES Supports up to eight ports of full-duplex10/100 Mbit/s Ethernet or a single port of full-duplex 1000 Mbit/s Ethernet with standards-compliant flow control supported: 10/100 Mbit/s Ethernet interface supports SMII and SS-SMII 1000 Mbit/s Ethernet interface supports GMII VC-12 POH VC-3 /VC-4 POH Insertion Insertion Ethernet Line Side 8 x 10/100 or 1 x 1000 MP (Microprocess Interface) Telecom Bus Side IPBC (Ingress Packet Buffer Control) TENC (Transmit GFP/HDLC-like Encapsulation) TVCP (Transmit Virtual Concatenation and LCAS Processing) Output bus MAC MDIO POH (SDH LO/HO Path Overhead Processor) Telecom Bus Interface Input bus EPBC (Egress Packet Buffer Control ) RDEC (Receive GFP/HDLC-like Decapsulation) RVCP (Receive Virtual Concatenation and LCAS Processing) DDR_CTL (DDR SDRAM controlller) CP1158 External DDR SDRAM VC-12 POH VC-3/VC-4 POH Extraction Extraction Copyright (c)2006 Chiphomer Technology Limited Page 1 of 3 CP1158 Product Brief OPTRANS Series 8-port Ethernet Over SDH Mapping Device www..com Ethernet Management interface (MDIO) for control and configuration of external connected PHYs Provides IEEE 802.3 Management Statistics (RMON) Supports multiple virtual concatenation groups from one Ethernet port based on VLAN tag identification Supports multiple virtual concatenation groups to one Ethernet port based on the user's configuration Supports up to 16 virtual concatenation groups Supports up to four priority queues, enabling time-sensitive data to have access to the network with minimal delay Provides RED algorithm for buffer management Provides per-priority scheduling using Round Robin mechanism Supports the following encapsulation/decapsulation protocols on a per port basis: ITU-T G.7041, Generic Framing Procedure (GFP) HDLC-like Framing, including the following protocols: ITU-T X.86/X.85, Link Access Procedure SDH (LAPS) RFC1662, Point-to-Point Protocol (PPP) RFC3518, PPP Bridging Control Protocol (BCP) Supports the following SDH mapping formats: C-12/VC-12/TU-12/TUG-2/TUG-3/VC-4/AU-4/STM-1 C-3/VC-3/TU-3/TUG-3/VC-4/AU-4/STM-1 C-4/VC-4/AU-4/STM-1 Supports selection of VC-4, VC-3 or VC-12 virtual concatenation on a per virtual concatenation group basis Supports hitless Link Capacity Adjustment Scheme (LCAS) (ITU-T G.7042) Supports up to 240ms (VC-12)/254ms (VC-3) of differential delay compensation Supports TU-12/TU-3 pointer interpretation Supports VC-12, VC-3 and VC-4 POH generation and termination Full access VC-12, VC-3 and VC-4 POH through external serial interface Provides byte-wide 19.44MHz Telecom Bus interface Controlled High-Z output on Output Telecom Bus Provides three bus timing modes for Output Telecom Bus Supports per-port Ethernet side and SDH system side loopbacks for system level diagnostics Provides 16-bit Intel/Motorola microprocessor interface Provides an IEEE 1149.1 compliant JTAG test port for boundary scan Operating Industrial temperature range: -40 ~ 85 Low power 1.8V core with 3.3V LVTTL I/O, LVPECL I/O and 2.5V SSTL_2 digital I/O The maximum power consumption is 2.3W 27x27mm PBGA 352 package APPLICATIONS SDH Add/Drop Multiplexers Multi-service Access Platform (MSAP) Test Equipment SDH Terminal Multiplexers Customer Premises Equipment (CPE) platform Copyright (c)2006 Chiphomer Technology Limited Page 2 of 3 CP1158 Product Brief OPTRANS Series 8-port Ethernet Over SDH Mapping Device www..com Add Bus 19.44MHz Telecom Bus Drop Bus TYPICAL APPLICATION CP1158 1000 Mbit/s GMII Interface CP1158 10/100 Mbit/s SMII/SS-SMII Interface x8 Ethernet PHY or Switch Ethernet PHY or Switch RELATED PRODUCTS CP1154: CP1122A: CP1121A: CP1181: CP1130: CP1125: 4-port Ethernet over SDH Mapping device STM-1 Single Chip Add/Drop Multiplexer System device STM-1/4 Single Chip Add/Drop Multiplexer System device 21 Channel Dual Bus E1/T1 Mapper SDH/SONET 155/622 Bus Converter and Aggregator Dual 622/155 SDH/SONET Framer with LOPP and Cross Connect Chiphomer Technology Limited Add: 4F, Building D, 1618 Yishan Road, Shanghai, P.R.C. Tel: +86-(0)21-64058488, 64014543 Fax: +86-(0)21-64050030 Email: sales@chiphomer.com Web: www.chiphomer.com Copyright (c)2006 Chiphomer Technology Limited Page 3 of 3 . . . . . . . |
Price & Availability of CP1158
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |