 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PLL52C63-01 Pen tium/SDRAM Clock Gen er ator with In te grated Buff ers FEATURES n Generates all clock frequencies for Pentium (II), AMD and Cyrix system requiring multiple CPU clocks. n Supports up to16 Synchronous CPU clocks (4 CPU and 12 SDRAM) and 7 Synchronous PCI BUS clocks. n Two 14.318Mhz reference clocks and one 2.5V IOAPIC n One 24Mhz floppy clock and one 48Mhz USB clock. n Power management control pins to stop CPU, SDRAM or PCI BUS clocks. n Supports 2-wire I2C serial bus interface. n 50% duty cycle with low jitter n Mixed voltage support from 3.0 to 5V or (VDDq2=2.5V) n Available in 300mil 48 pin SSOP. PIN INFORMATION FREQUENCY SELECTION (MHz) F2 0 0 0 0 1 1 1 1 F1 0 0 1 1 0 0 1 1 F0 PCLK/SDRAM 0 1 0 1 0 1 0 1 50 100 83.3 68.5 55 75 60 66.6 BCLK 25 50 41.6 34.2 27.5 37.5 30 33.3 Note: F2,F1,F0 and MODE are se lecta ble only dur ing power- on. They are HIGH by de fault and LOW when 10K Pull down is at tached. I/O MODE CONFIGURATION MODE 1 (OUT PUT) 0 (IN PUT) PIN15 BCLK5 PCISTP PIN46 REF1 CPUSTP BLOCK DIAGRAM 45437 Warm Springs Blvd., Fre mont, Cali for nia 94539, TEL 510- 492- 0990 FAX 510- 492- 0991 9704.Rev.1C Page 1 |
Price & Availability of D6301
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |