View PD78081A_446389.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DATA SHEET
PD78081(A), 78082(A)
8-BIT SINGLE-CHIP MICROCONTROLLER
MOS INTEGRATED CIRCUIT
DESCRIPTION
The PD78081(A) and 78082(A) are members of the PD78083 Subseries of the 78K/0 Series microcontrollers. These products are produced with a more stringent quality assurance program than that of the PD78081 and 78082 (standard models) (NEC classifies these products as "special products" by quality grade). Besides a high-speed, high-performance CPU, these microcontrollers have on-chip ROM, RAM, I/O ports, 8-bit resolution A/D converter, timer, serial interface, interrupt control, and other peripheral hardware. The PD78P083(A) including a one-time PROM version which can operate in the same power supply voltage range as a mask ROM version, and various development tools are available. The details of the functions are described in the following User's Manuals. Be sure to read the documents before starting design.
PD78083 Subseries User's Manual
78K/0 Series User's Manual Instructions
: IEU-1407 : IEU-1372
FEATURES * Internal ROM and RAM
Item Part Number Program Memory (ROM) 8 Kbytes 16 Kbytes Data Memory (Internal High-speed RAM) 256 bytes 384 bytes 44-pin plastic QFP (10 x 10 mm) Package
PD78081(A) PD78082(A)
* * * *
Minimum instruction execution time can be changed from high-speed (0.4 s) to low-speed (12.8 s) I/O ports: 33 8-bit resolution A/D converter : 8 channels Serial interface : 1 channel 3-wire serial I/O/UART mode : 1 channel
* Timer : 3 channels * Supply voltage : VDD = 1.8 to 5.5 V APPLICATION FIELDS
Controllers for automobile electronic control systems, gas detector circuit-breakers, various types of safety equipment, etc.
In addition to the PD78081(A) and 78082(A), this Data Sheet also describes the PD78081(A2). Unless otherwise specified, however, the PD78081(A) and 78082(A) are used throughout this Data Sheet as the representative products, and their descriptions also apply to the PD78081(A2).
The information in this document is subject to change without notice. Document No. U12436EJ1V0DS00 (1st edition) Date Published July 1997 N Printed in Japan
(c)
1997
PD78081(A), 78082(A)
ORDERING INFORMATION
Part Number Package 44-pin plastic QFP (10 x 10 mm)
Note
PD78081GB(A)-xxx-3B4 PD78081GB(A)-xxx-3BS-MTX PD78082GB(A)-xxx-3B4 PD78082GB(A)-xxx-3BS-MTX PD78081GB(A2)-xxx-3B4
Note Under planning
Note
44-pin plastic QFP (10 x 10 mm) 44-pin plastic QFP (10 x 10 mm) 44-pin plastic QFP (10 x 10 mm) 44-pin plastic QFP (10 x 10 mm)
Caution PD78081GB(A) and 78082GB(A) have two kinds of package (Refer to 11. PACKAGE DRAWINGS). Please consult NEC's sales representative for the available package. Remark xxx indicates ROM code suffix.
QUALITY GRADE
Special Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.
DIFFERENCES BETWEEN PD78081 AND 78082, AND PD78081(A) AND 78082(A)
Part Number Item Quality grade Package Standard * 42-pin plastic shrink DIP (600 mil) * 44-pin plastic QFP (10 x 10 mm) Special 44-pin plastic QFP (10 x 10 mm)
PD78081, 78082
PD78081(A), 78082(A)
DIFFERENCES BETWEEN PD78081(A) AND 78081(A2)
Part Number Item Supply voltage Minimum instruction execution time Operating ambient temperature VDD = 1.8 to 5.5 V 0.4 s (at 5 MHz) TA = -40 to 85C VDD = 5 V 10% 0.57 s (at 7 MHz) TA = -40 to +125C
PD78081(A)
PD78081(A2)
Remark In addition to the above parameters, the supply current also differs. For details, refer to 10. ELECTRICAL SPECIFICATIONS.
2
PD78081(A), 78082(A)
78K/0 SERIES DEVELOPMENT
The following shows the 78K/0 Series products development. Subseries names are shown inside frames.
Products in mass production Products under development Y subseries products are compatible with I2C bus. Control 100-pin 100-pin 100-pin 100-pin 80-pin 80-pin 80-pin 64-pin 64-pin 64-pin 64-pin 64-pin 64-pin 64-pin 42/44-pin
PD78075B PD78078 PD78070A PD780058 PD78058F PD78054 PD780034 PD780024 PD78014H PD78018F PD78014 PD780001 PD78002 PD78083
Inverter control
PD78075BY PD78078Y PD78070AY PD780018AY PD780058Y Note PD78058FY PD78054Y PD780034Y PD780024Y PD78018FY PD78014Y PD78002Y
EMI noise reduction version of the PD78078. A timer was added to the PD78054, and the external interface function was enhanced. ROM-less versions of the PD78078. Serial I/O of the PD78078Y was enhanced, and only selected functions are provided. Serial I/O of the PD78054 was enhanced, EMI noise reduction version. EMI noise reduction version of the PD78054. UART and D/A converter were added to the PD78014, and I/O was enhanced. An A/D converter of the PD780024 was enhanced. Serial I/O of the PD78018F was enhanced, EMI noise reduction version. EMI noise reduction version of the PD78018F. Low-voltage (1.8 V) operation versions of the PD78014 with several ROM and RAM capacities available. An A/D converter and 16-bit timer were added to the PD78002. An A/D converter was added to the PD78002. Basic subseries for control. On-chip UART, capable of operating at a low voltage (1.8 V).
64-pin 64-pin
PD780964 PD780924
FIPTM drive
An A/D converter of the PD780924 was enhanced. On-chip inverter control circuit and UART, EMI noise reduction version.
78K/0 Series
100-pin 100-pin 80-pin 80-pin
PD780208 PD780228 PD78044H PD78044F
The I/O and FIP C/D of the PD78044F were enhanced, Display output total: 53 The I/O and FIP C/D of the PD78044H were enhanced, Display output total: 48 N-ch open-drain input/output was added to the PD78044F, Display output total: 34 Basic subseries for driving FIP, Display output total: 34
LCD drive 100-pin 100-pin 100-pin
PD780308 PD78064B PD78064
IEBusTM supported
PD780308Y PD78064Y
SIO of the PD78064 was enhanced, and ROM and RAM were expanded. EMI noise reduction version of the PD78064. Basic subseries for driving LCDs, On-chip UART.
80-pin 80-pin
PD78098B PD78098
EMI noise reduction version of the PD78098. The IEBus controller was added to the PD78054.
Meter control 80-pin
PD780973
On-chip automobile meter driving controller/driver.
LV 64-pin
PD78P0914
On-chip PWM output, LV digital code decoder, Hsync counter.
Note Under planning
3
PD78081(A), 78082(A)
The following table shows the differences among subseries functions.
Function Subseries Name ROM Capacity 32 K to 40 K 48 K to 60 K - 24 K to 60 K 48 K to 60 K 16 K to 60 K 8 K to 32 K 8-bit 4ch Timer 16-bit 1ch Watch WDT 1ch 1ch 8-bit 10-bit 8-bit A/D 8ch A/D D/A - 2ch 3ch (UART: 1ch) 88 61 68 69 51 53 2.7 V - - 1ch - - 1ch - 1ch 1ch 1ch - 8ch - 8ch 8ch - 8ch - 1ch (UART: 1ch) 2ch (UART: 2ch) 2ch 1ch 2ch 3ch (time-division UART: 1ch) 2ch (UART: 1ch) 39 53 33 47 74 72 68 57 - Available 1.8 V - 2.7 V Available 2.7 V 4.5 V 2.7 V 2.0 V - Serial Interface I/O VDD External MIN. Value Expansion 1.8 V Available 2.7 1.8 2.7 2.0 1.8 V V V V V
PD78075B PD78078 PD78070A PD780058 PD78058F PD78054 PD780034 PD780024 PD78014H PD78018F PD78014 PD780001 PD78002 PD78083 Inverter PD780964 control PD780924 FIP PD780208 drive PD780228 PD78044H PD78044F LCD PD780308 drive PD78064B PD78064 IEBus PD78098B supported PD78098 Meter PD780973 control LV PD78P0914
Control
2ch
2ch 3ch (time-division UART: 1ch) 3ch (UART: 1ch) - 8ch 8ch - - 3ch (UART: 1ch, time-division 3-wire: 1ch) 2ch
8 K to 60 K 8 K to 32 K 8K 8 K to 16 K 8 K to 32 K 32 K to 60 K 48 K to 60 K 32 K to 48 K 16 K to 40 K 48 K to 60 K 32 K 16 K to 32 K 40 K to 60 K 32 K to 60 K 24 K to 32 K 32 K 3ch 2ch 3ch 2ch 2ch
Note 1ch - 1ch 1ch
1ch 1ch
- -
1ch
8ch
-
-
-
2ch
1ch
1ch
1ch
8ch
-
2ch 3ch (UART: 1ch)
69
2.7 V Available
3ch 6ch
1ch -
1ch -
1ch 1ch
5ch 8ch
- -
- -
2ch (UART: 1ch) 2ch
56 54
4.5 V
-
4.5 V Available
Note
10-bit timer: 1 channel
4
PD78081(A), 78082(A)
OVERVIEW OF FUNCTION
Part Number Item Internal memory ROM Internal high-speed RAM 8 Kbytes 256 bytes 64 Kbytes 8 bits x 32 registers (8 bits x 8 registers x 4 banks) On-chip minimum instruction execution time selective function 0.4 s/0.8 s/1.6 s/3.2 s/6.4 s/12.8 s (at main system clock of 5.0 MHz) * * * * 16-bit operation Multiply/divide (8 bits x 8 bits,16 bits / 8 bits) Bit manipulation (set, reset, test, boolean operation) BCD adjustment, etc. : 33 : 01 : 32
PD78081(A)
16 Kbytes 384 bytes
PD78082(A)
Memory space General registers Minimum instruction execution time
Instruction set
I/O ports
Total * CMOS input * CMOS I/O 8-bit resolution x 8 channels
A/D converter Serial interface Timer
3-wire serial I/O/UART mode selectable : 1 channel * 8-bit timer/event counter : 2 channels * Watchdog timer : 1 channel 2 (8-bit PWM output) 19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (at main system clock of 5.0 MHz) 1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (at main system clock of 5.0 MHz) Maskable Non-maskable Software Internal : 8, external : 3 Internal : 1 1 VDD = 1.8 to 5.5 V TA = -40 to +85C 44-pin plastic QFP (10 x 10 mm)
Timer output Clock output Buzzer output Vectored interrupt sources Supply voltage Operating ambient temperature Package
Caution The supply voltage and other parameters of the PD78081(A2) differ from those of the other models. For details, refer to "DIFFERENCES BETWEEN PD78081(A) AND 78081(A2)".
5
PD78081(A), 78082(A)
CONTENTS
1. 2. 3.
PIN CONFIGURATION (Top View) ................................................................................................... 7 BLOCK DIAGRAM ............................................................................................................................. 9 PIN FUNCTIONS .............................................................................................................................. 10
3.1 3.2 3.3 Port Pins ................................................................................................................................................... 10 Non-port Pins .......................................................................................................................................... 11 Pin I/O Circuits and Recommended Connection of Unused Pins ................................................... 12
4. 5.
MEMORY SPACE ............................................................................................................................. 14 PERIPHERAL HARDWARE FUNCTIONS ...................................................................................... 15
5.1 5.2 5.3 5.4 5.5 5.6 5.7 Ports .......................................................................................................................................................... 15 Clock Generator ...................................................................................................................................... 16 Timer/Event Counter ............................................................................................................................... 16 Clock Output Control Circuit................................................................................................................. 18 Buzzer Output Control Circuit .............................................................................................................. 18 A/D Converter .......................................................................................................................................... 19 Serial Interface ........................................................................................................................................ 20
6. 7. 8. 9.
INTERRUPT FUNCTIONS ............................................................................................................... 21 STANDBY FUNCTION ..................................................................................................................... 24 RESET FUNCTION ........................................................................................................................... 24 INSTRUCTION SET .......................................................................................................................... 25
10. ELECTRICAL SPECIFICATIONS .................................................................................................... 28 11. PACKAGE DRAWINGS ................................................................................................................... 49 12. RECOMMENDED SOLDERING CONDITIONS .............................................................................. 51 APPENDIX A. DEVELOPMENT TOOLS .............................................................................................. 52 APPENDIX B. RELATED DOCUMENTS .............................................................................................. 54
6
PD78081(A), 78082(A)
1. PIN CONFIGURATION (Top View)
* 44-pin plastic QFP (10 x 10 mm)
PD78081GB(A)-xxx-3B4 PD78081GB(A)-xxx-3BS-MTX Note PD78082GB(A)-xxx-3B4 PD78082GB(A)-xxx-3BS-MTX Note PD78081GB(A2)-xxx-3B4
P10/ANI0
P11/ANI1
AVSS
RESET
AVREF
AVDD
VDD
P12/ANI2 P13/ANI3 P14/ANI4 P15/ANI5 P16/ANI6 P17/ANI7 P72/ASCK/SCK2 P71/TXD/SO2 P70/RXD/SI2 P101/TI6/TO6 P100/TI5/TO5
1 2 3 4 5 6 7 8 9
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24
IC
NC
X1
X2
P03/INTP3 P02/INTP2 P01/INTP1 P00 P37 P36/BUZ P35/PCL P34 P33 P32 NC
10
11 23 12 13 14 15 16 17 18 19 20 21 22
P50
P51
P52
P53
P54
P55
P56
P57
P30
Note Under planning Cautions 1. Connect IC (Internally Connected) pin directly to VSS. 2. Connect AVDD pin to VDD. 3. Connect AVSS pin to VSS. 4. Connect NC (Non-connection) pin to VSS for noise protection (It can be left open).
P31
VSS
7
PD78081(A), 78082(A)
ANI0 to ANI7 ASCK AVDD AVREF AVSS BUZ IC INTP1 to INTP3 NC P00 to P03 P10 to P17 P30 to P37 P50 to P57 P70 to P72 : : : : : : : : : : : : : : Analog Input Asynchronous Serial Clock Analog Power Supply Analog Reference Voltage Analog Ground Buzzer Clock Internally Connected Interrupt from Peripherals Non-connection Port0 Port1 Port3 Port5 Port7 P100, P101 PCL RESET RxD SCK2 SI2 SO2 TI5, TI6 TO5, TO6 TxD VDD VSS X1, X2 : : : : : : : : : : : : : Port10 Programmable Clock Reset Receive Data Serial Clock Serial Input Serial Output Timer Input Timer Output Transmit Data Power Supply Ground Crystal (Main System Clock)
8
PD78081(A), 78082(A)
2. BLOCK DIAGRAM
P00 P100/TI5/TO5 8-bit TIMER/ EVENT COUNTER 5 PORT 0 P01 to P03
P101/TI6/TO6
8-bit TIMER/ EVENT COUNTER 6 WATCHDOG TIMER 78K/0 CPU CORE
PORT 1
P10 to P17
ROM
PORT 3
P30 to P37
SI2/RXD/P70 SO2/TXD/P71 SCK2/ASCK/P72 ANI0/P10 to ANI7/P17 AVDD AVSS AVREF INTP1/P01 to INTP3/P03
SERIAL INTERFACE 2
PORT 5
P50 to P57
A/D CONVERTER
PORT 7
P70 to P72
RAM INTERRUPT CONTROL BUZZER OUTPUT SYSTEM CONTROL PCL/P35 CLOCK OUTPUT CONTROL VDD VSS IC PORT 10 P100, P101
BUZ/P36
RESET X1 X2
Remark
The internal ROM and internal high-speed RAM capacities depend on the product.
9
PD78081(A), 78082(A)
3. PIN FUNCTIONS
3.1 Port Pins
Pin Name P00 P01 P02 P03
Input/Output Input Input/output Port 0 4-bit input/output port
Function Input only Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.
After Reset Input Input
Shared by: -- INTP1 INTP2 INTP3
P10 to P17
Input/output
Port 1 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.
Note
Input
ANI0 to ANI7
P30 to P34 P35 P36 P37 P50 to P57
Input/output
Port 3 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.
Input PCL BUZ
--
-- Input --
Input/output
Port 5 8-bit input/output port Can drive up to seven LEDs directly. Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.
P70 P71 P72
Input/output
Port 7 3-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.
Input
SI2/RxD SO2/TxD SCK2/ASCK
P100 P101
Input/output
Port 10 2-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.
Input
TI5/TO5 TI6/TO6
Note When P10/ANI0 to P17/ANI7 pins are used as the analog inputs for the A/D converter, set the port 1 to the input mode. The on-chip pull-up resistor is automatically disabled.
10
PD78081(A), 78082(A)
3.2 Non-port Pins
Pin Name INTP1 INTP2 INTP3 SI2 SO2 SCK2 RxD TxD ASCK TI5 TI6 TO5 TO6 PCL BUZ ANI0 to ANI7 AVREF AVDD AVSS RESET X1 X2 VDD VSS IC NC Input Input -- -- -- -- -- Positive power supply. Ground potential. Internal connection. Connect directly to VSS. Does not internally connected. Connect to VSS. (It can be left open) Output Output Input Input -- -- Output Input Output Input/Output Input Output Input Input Input/Output Input Function External interrupt request input by which the active edge (rising edge, falling edge, or both rising and falling edges) can be specified. Serial interface serial data input. Serial interface serial data output. Serial interface serial clock input/output. Asynchronous serial interface serial data input. Asynchronous serial interface serial data output. Asynchronous serial interface serial clock input. External count clock input to 8-bit timer (TM5). External count clock input to 8-bit timer (TM6). 8-bit timer (TM5) output. 8-bit timer (TM6) output. Clock output. (for main system clock trimming) Buzzer output. A/D converter analog input. A/D converter reference voltage input. A/D converter analog power supply. Connected to VDD. A/D converter ground potential. Connected to VSS. System reset input. Main system clock oscillation crystal connection. Input Input Input -- -- -- -- -- -- -- -- -- -- Input Input Input Input Input Input Input Input After Reset Input Shared by: P01 P02 P03 P70/RxD P71/TxD P72/ASCK P70/SI2 P71/SO2 P72/SCK2 P100/TO5 P101/TO6 P100/TI5 P101/TI6 P35 P36 P10 to P17 -- -- -- -- -- -- -- -- -- --
11
PD78081(A), 78082(A)
3.3 Pin I/O Circuits and Recommended Connection of Unused Pins The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, refer to Figure 3-1. Table 3-1. Input/Output Circuit Type of Each Pin
Input/Output Circuit Type 2 8-A
Pin Name P00 P01/INTP1 P02/INTP2 P03/INTP3 P10/ANI0 to P17/ANI7 P30 to P32 P33, P34 P35/PCL P36/BUZ P37 P50 to P57 P70/SI2/RxD P71/SO2/TxD P72/SCK2/ASCK P100/TI5/TO5 P101/TI6/TO6 RESET AVREF AVDD AVSS IC NC
I/O Input Input/output
Recommended Connection for Unused Pins Connect to VSS. Connect to VSS via a resistor individually.
11 5-A 8-A 5-A
Input/output
Connect to VDD or VSS via a resistor individually.
5-A 8-A 5-A 8-A 8-A
2 --
Input -- Connect to VSS. Connect to VDD. Connect to VSS. Connect directly to VSS.
--
Connect to VSS (It can be left open).
12
PD78081(A), 78082(A)
Figure 3-1. Pin Input/Output Circuits
Type 2
Type 8-A VDD
pullup enable IN data V DD P-ch
P-ch
IN/OUT Schmitt-triggered input with hysteresis characteristic output disable N-ch
Type 5-A pullup enable V DD data
VDD
Type 11 pullup enable
VDD
P-ch
P-ch VDD P-ch IN/OUT
data
P-ch IN/OUT
output disable P-ch Comparator + -
N-ch
output disable
N-ch
N-ch VREF(threshold voltage) input enable input enable
13
PD78081(A), 78082(A)
4. MEMORY SPACE
The memory map of the PD78081(A) and 78082(A) is shown in Figure 4-1. Figure 4-1. Memory Map
FFFFH Special function registers (SFR) 256 x 8 bits FF00H FEFFH FEE0H FEDFH
General-purpose registers 32 x 8 bits nnnnH Program area Internal high-speed RAM
Note
Data memory space
1000H 0FFFH CALLF entry area 0800H 07FFH
mmmmH mmmmH - 1 Use prohibited nnnnH + 1 nnnnH
Program area 0080H 007FH CALLT table area 0040H 003FH Vector table area
Program memory space 0000H
Internal ROM Note
0000H
Note The internal ROM and internal high-speed RAM capacities depend on the product (See the following table).
Internal ROM Last Address nnnnH 1FFFH 3FFFH Internal High-speed RAM Start Address mmmmH FE00H FD80H
Part Number
PD78081(A) PD78082(A)
14
PD78081(A), 78082(A)
5. PERIPHERAL HARDWARE FUNCTIONS
5.1 Ports Input/output ports are classified into two types. * CMOS input (P00) Total Table 5-1. Functions of Ports
Port Name Port 0 Pin Name P00 P01 to P03 Input only. Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. LED can be driven directly up to 7 pins. Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. Function
: :
1 32 33
* CMOS input/output (P01 to P03, Port 1, Port 3, Port 5, Port 7, Port 10) :
Port 1
P10 to P17
Port 3 Port 5
P30 to P37 P50 to P57
Port 7
P70 to P72
Port 10
P100, P101
15
PD78081(A), 78082(A)
5.2 Clock Generator Main system clock generator is incorporated. It is possible to change the minimum instruction execution time. * 0.4 s/0.8 s/1.6 s/3.2 s/6.4 s/12.8 s (at main system clock frequency of 5.0 MHz) Figure 5-1. Clock Generator Block Diagram
Prescaler X1 X2 Main system fX clock oscillator Selector
Prescaler fXX fXX 2 fXX 22 fXX 23 fXX 24
Division circuit
Clock to peripheral hardware
fX 2
STOP Selector Standby control circuit CPU clock (fCPU)
5.3 Timer/Event Counter There are the following three timer/event counter channels: * 8-bit timer/event counter * Watchdog timer : 2 channels : 1 channel Table 5-2. Types and Functions of Timer/Event Counters
8-bit Timer/Event Counter 5, 6 Type Interval timer External event counter Function Timer output PWM output Square wave output Interrupt request 2 channels 2 channels 2 outputs 2 outputs 2 outputs 2 1 Watchdog Timer 1 channel -- -- -- --
16
PD78081(A), 78082(A)
Figure 5-2. 8-Bit Timer/Event Counter 5, 6 Block Diagram
Internal bus
8-bit compare register (CRn0)
Match
INTTMn TO5/P100/TI5, TO6/P101/TI6
Selector
2fXX to fXX/29 fXX/211 TI5/P100/TO5, TI6/P101/TO6
8-bit timer register n (TMn)
OVF
Output control circuit
Clear
Internal bus
n = 5, 6
Figure 5-3. Watchdog Timer Block Diagram
f XX 23 f XX 24 f XX 25 f XX 26
Prescaler f XX 27 f XX 28 f XX 29 f XX 2 11 INTWDT maskable interrupt request 8-bit counter Control circuit RESET INTWDT non-maskable interrupt request
Selector
17
PD78081(A), 78082(A)
5.4 Clock Output Control Circuit This circuit can output clocks of the following frequencies: * 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (at main system clock frequency of 5.0 MHz) Figure 5-4. Clock Output Control Circuit Block Diagram
fXX fXX/2 fXX/22 fXX/23 fXX/24 fXX/25 fXX/26 fXX/27 Selector Synchronization circuit Output control circuit PCL/P35
5.5 Buzzer Output Control Circuit This circuit can output clocks of the following frequencies that can be used for driving buzzers: * 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (at main system clock frequency of 5.0 MHz) Figure 5-5. Buzzer Output Control Circuit Block Diagram
Selector
fXX/29 fXX/210 fXX/211
Output control circuit
BUZ/P36
18
PD78081(A), 78082(A)
5.6 A/D Converter The A/D converter consists of eight 8-bit resolution channels. A/D conversion can be started by the following two methods: * Hardware starting * Software starting Figure 5-6. A/D Converter Block Diagram
Series resistor string ANI0/P10 ANI1/P11 ANI2/P12 ANI3/P13 ANI4/P14 ANI5/P15 ANI6/P16 ANI7/P17 AVSS Successive approximation register (SAR) Selector Sample & hold circuit Voltage comparator Tap selector AVDD AVREF
INTP3/P03
Edge detector
Control circuit
INTAD INTP3
A/D conversion result register (ADCR)
Internal bus
19
PD78081(A), 78082(A)
5.7 Serial Interface There is one on-chip serial interface channel synchronous with the clock. The serial interface channel 2 operates in the following two modes: * 3-wire serial I/O mode : Starting bit MSB/LSB switching possible * Asynchronous serial interface (UART) mode : On-chip dedicated baud rate generator Figure 5-7. Serial Interface Channel 2 Block Diagram
Internal bus
Receive buffer register (RXB/SIO2)
Direction control circuit
Direction control circuit
Transmit shift register (TXS/SIO2)
RXD/SI2/P70 TXD/SO2/P71
Receive shift register (RXS)
Transmit control circuit
INTST
Receive control circuit
INTSER INTSR/INTCSI2 SCK output control circuit
ASCK/SCK2/P72
Baud rate generator
fXX to fXX/210
20
PD78081(A), 78082(A)
6. INTERRUPT FUNCTIONS
Interrupt functions include three types and thirteen sources as shown below. * Non-maskable : 1 * Maskable * Software : 11 :1 Table 6-1. List of Interrupt Sources
Note 1
Interrupt Type Nonmaskable Maskable
Default Priority --
Interrupt Source Name INTWDT Trigger Overflow of watchdog timer (when the watchdog timer mode 1 is selected) Overflow of watchdog timer (when the interval timer mode is selected) Pin input edge detection
Internal/ External Internal
Vector Basic Table Configuration Address Type 0004H (A)
Note 2
0
INTWDT
(B)
1 2 3 4
INTP1 INTP2 INTP3 INTSER
External
0008H 000AH 000CH
(C)
Occurrence of serial interface channel 2 UART reception error Completion of serial interface channel 2 UART reception Completion of serial interface channel 2 3-wire transfer Completion of serial interface channel 2 UART transmission Completion of A/D conversion Generation of matching signal of 8-bit timer/event counter 5 Generation of matching signal of 8-bit timer/event counter 6 Execution of BRK instruction
Internal
0018H
(B)
5
INTSR
001AH
INTCSI2
6
INTST
001CH
7 8
INTAD INTTM5
0028H 002AH
9
INTTM6
002CH
Software
--
BRK
--
003EH
(D)
Notes 1. Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 9 is the lowest order. 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 6-1.
21
PD78081(A), 78082(A)
Figure 6-1. Interrupt Function Basic Configuration (1/2) (A) Internal non-maskable interrupt
Internal bus
Interrupt request
Priority control circuit
Vector table address generator Standby release signal
(B) Internal maskable interrupt
Internal bus
MK
IE
PR
ISP
Interrupt request
IF
Priority control circuit
Vector table address generator Standby release signal
(C) External maskable interrupt
Internal bus
External interrupt mode register (INTM0, INTM1)
MK
IE
PR
ISP
Interrupt request
Edge detector
IF
Priority control circuit
Vector table address generator Standby release signal
22
PD78081(A), 78082(A)
Figure 6-1. Interrupt Function Basic Configuration (2/2) (D) Software interrupt
Internal bus
Interrupt request
Priority control circuit
Vector table address generator
IF IE
: :
Interrupt request flag Interrupt enable flag In-service priority flag Interrupt mask flag Priority specification flag
ISP : MK : PR :
23
PD78081(A), 78082(A)
7. STANDBY FUNCTION
The standby function intends to reduce current consumption. It has the following two modes: * HALT mode : In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode. * STOP mode : In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, and power consumption becomes extremely small. Figure 7-1. Standby Function
Main system clock operation
STOP instruction Interrupt request STOP mode (Oscillation of the main system clock is stopped.) Interrupt request
HALT instruction
HALT mode (Supply of clock to CPU is stopped although clock is generated.)
8. RESET FUNCTION
There are the following two reset methods. * External reset by RESET pin * Internal reset by watchdog timer runaway time detection
24
PD78081(A), 78082(A)
9. INSTRUCTION SET
(1) 8-bit instructions MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ
2nd Operand #byte 1st Operand A ADD ADDC SUB SUBC AND OR XOR CMP MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP MOV ADD ADDC SUB SUBC AND OR XOR CMP DBNZ MOV MOV ADD ADDC SUB SUBC AND OR XOR CMP MOV MOV DBNZ INC DEC MOV XCH MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP MOV MOV XCH MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP A r Note sfr saddr !addr16 PSW [DE] [HL] [HL + byte] [HL + B] $addr16 [HL + C] MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP
1
None
ROR ROL RORC ROLC
r
MOV
INC DEC
B, C sfr saddr
!addr16 PSW MOV
MOV MOV PUSH POP
[DE]
MOV
Note Except r = A
25
PD78081(A), 78082(A)
2nd Operand #byte 1st Operand [HL] [HL + byte] [HL + B] [HL + C] X C MOV MOV A r sfr saddr !addr16 PSW [DE] [HL]
[HL + byte] [HL + B] $addr16 [HL + C]
1
None
ROR4 ROL4
MULU DIVUW
(2) 16-bit instructions MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW
2nd Operand #word 1st Operand AX ADDW SUBW CMPW MOVW MOVW Note MOVW XCHW MOVW MOVW MOVW MOVW AX rp Note sfrp saddrp !addr16 SP None
rp
INCW DECW PUSH POP
sfrp saddrp !addr16 SP
MOVW MOVW
MOVW MOVW MOVW
MOVW
MOVW
Note Only when rp = BC, DE, HL
26
PD78081(A), 78082(A)
(3) Bit manipulation instructions MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR
2nd Operand A.bit 1st Operand A.bit MOV1 BT BF BTCLR BT BF BTCLR BT BF BTCLR BT BF BTCLR BT BF BTCLR SET1 CLR1 SET1 CLR1 SET1 CLR1 SET1 CLR1 SET1 CLR1 SET1 CLR1 NOT1 sfr.bit saddr.bit PSW.bit [HL].bit CY $addr16 None
sfr.bit
MOV1
saddr.bit
MOV1
PSW.bit
MOV1
[HL].bit
MOV1
CY
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
(4) Call instructions/Branch instructions CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ
2nd Operand AX 1st Operand Basic instruction BR CALL BR CALLF CALLT BR BC BNC BZ BNZ BT BF BTCLR DBNZ !addr16 !addr11 [addr5] $addr16
Compound instruction
(5) Other instructions ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP
27
PD78081(A), 78082(A)
10. ELECTRICAL SPECIFICATIONS
* Electrical specifications of PD78081(A) and 78082(A) (1/11) Absolute Maximum Ratings (TA = 25C)
Parameter Supply voltage Symbol VDD AVDD AVREF AVSS Input voltage Output voltage Analog input voltage Output current, high VI VO VAN IOH P10 to P17 Per pin Total of P10 to P17, P50 to P54, P70 to P72, P100, P101 Total of P01 to P03, P30 to P37, P55 to P57 Output current, low IOL
Note
Test Conditions
Ratings -0.3 to +7.0 -0.3 to VDD + 0.3 -0.3 to VDD + 0.3 -0.3 to +0.3 -0.3 to VDD + 0.3 -0.3 to VDD + 0.3
Unit V V V V V V V mA mA mA mA mA mA mA mA mA mA mA mA mA C C
Analog input pins
AVSS - 0.3 to AVREF + 0.3 -10 -15 -15 30 15 100 70 100 70 50 20 50 20 -40 to +85 -65 to +150
Per pin Total of P50 to P54 Total of P55 to P57 Total of P10 to P17, P70 to P72, P100, P101 Total of P01 to P03, P30 to P37
Peak value
r.m.s. value
Peak value
r.m.s. value
Peak value
r.m.s. value
Peak value
r.m.s. value
Peak value
r.m.s. value
Operating ambient temperature Storage temperature
TA Tstg
Note The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value] x Duty Caution If the absolute maximum rating of even one of the above parameters is exceeded, the quality of the product may be degraded. The absolute maximum ratings are therefore the rated values that may, if exceeded, physically damage the product. Be sure to use the product with all the absolute maximum ratings observed. Capacitance (TA = 25C, VDD = VSS = 0 V)
Parameter Input capacitance I/O capacitance Symbol CIN CIO f = 1 MHz, Unmeasured pins returned to 0 V. Test Conditions f = 1 MHz, Unmeasured pins returned to 0 V. P01 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101 MIN. TYP. MAX. 15 15 Unit pF pF
Remark Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.
28
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (2/11) Main System Clock Oscillator Characteristics (TA = -40 to +85C, VDD = 1.8 to 5.5 V)
Resonator Ceramic resonator
C2 C1
Recommended Circuit
IC X2 X1
Parameter Oscillation frequency (fX)
Note 1
Test Conditions VDD = Oscillation voltage range After VDD came to MIN. of oscillation voltage range
MIN. 1.0
TYP.
MAX. 5.0
Unit MHz
Oscillation stabilization time Note 2
4
ms
Crystal resonator
IC X2
X1
Oscillation frequency (fX) Note 1
1.0
5.0
MHz
C2
C1
Oscillation stabilization time
Note 2
VDD = 4.5 to 5.5 V
10 30 1.0 5.0
ms
External clock
X2
X1
X1 input frequency (fX)
Note 1
MHz
PD74HCU04
X1 input high-/low-level widths (tXH, tXL)
85
500
ns
Notes 1. Only the oscillator characteristics are shown. For the instruction execution time, refer to AC Characteristics. 2. Time required for oscillation to stabilize after a reset or the STOP mode has been released. Caution When using the oscillation circuit of the main system clock, wire the portion enclosed in broken lines in the figures as follows to avoid adverse influence on the wiring capacitance: * Keep the wiring length as short as possible. * Do not cross the wiring over other signal lines. * Do not route the wiring in the vicinity of lines through which a high fluctuating current flows. * Always keep the ground point of the capacitor of the oscillation circuit at the same potential as VSS. * Do not connect the ground pattern through which a high current flows. * Do not extract signals from the oscillation circuit.
29
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (3/11) DC Characteristics (TA = -40 to +85C, VDD = 1.8 to 5.5 V)
Parameter Input voltage, high Symbol VIH1 Test Conditions P10 to P17, P30 to P32, P35 to P37, P50 to P57, P71 VIH2 P00 to P03, P33, P34, P70, P72, P100, P101, RESET VIH3 Input voltage, low VIL1 X1, X2 P10 to P17, P30 to P32, P35 to P37, P50 to P57, P71 VIL2 P00 to P03, P33, P34, P70, P72, P100, P101, RESET VIL3 Output voltage, high Output voltage, low VOH VOL X1, X2 VDD = 2.7 to 5.5 V 0 0 0 VDD = 4.5 to 5.5 V, IOH = -1 mA IOH = -100 A P50 to P57 VDD = 2.0 to 4.5 V, IOL = 10 mA VDD = 4.5 to 5.5 V, IOL = 15 mA P01 to P03, P10 to P17, P30 to P37, P70 to P72, P100, P101 Input leak current, high ILIH1 VIN = VDD VDD = 4.5 to 5.5 V, IOL = 1.6 mA IOL = 400 A P00 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101, RESET ILIH2 Input leak current, low ILIL1 VIN = 0 V X1, X2 P00 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101, RESET ILIL2 Output leak current, high Output leak current, low Software pull-up resistance ILOH ILOL R VOUT = VDD VOUT = 0 V VIN = 0 V P01 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101 15 40 X1, X2 -20 3 -3 90 20 -3 0.5 3 V 0.4 V 0.4 2.0 V VDD - 1.0 VDD - 0.5 0.8 0.15 VDD 0.4 0.2 V V V V V V VDD = 2.7 to 5.5 V 0 0 0.2 VDD 0.2 VDD V V VDD = 2.7 to 5.5 V VDD = 2.7 to 5.5 V 0.85 VDD VDD - 0.5 VDD - 0.2 0 VDD VDD VDD 0.3 VDD V V V V VDD = 2.7 to 5.5 V 0.8 VDD 0.8 VDD VDD VDD V V VDD = 2.7 to 5.5 V MIN. 0.7 VDD TYP. MAX. VDD Unit V
A
A A
A A A
k
Remark Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.
30
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (4/11) DC Characteristics (TA = -40 to +85C, VDD = 1.8 to 5.5 V)
Parameter Supply current
Note 1
Symbol IDD1
Test Conditions 5.0-MHz crystal oscil- VDD = 5.0 V 10% lation operating mode VDD = 3.0 V 10% (fXX = 2.5 MHz)
Note 2 Note 4 Note 5 Note 5 Note 4 Note 5
MIN.
TYP. 4.5 0.7 0.4 8.0 0.9 1.4 0.5 280 1.6 0.65 0.1 0.05 0.05
MAX. 13.5 2.1 1.2 24.0 2.7 4.2 1.5 840 4.8 1.95 30 10 10
Unit mA mA mA mA mA mA mA
VDD = 2.0 V 10%
5.0-MHz crystal oscil- VDD = 5.0 V 10% lation operating mode VDD = 3.0 V 10% (fXX = 5.0 MHz) IDD2
Note 3
5.0-MHz crystal oscil- VDD = 5.0 V 10% lation HALT mode (fXX = 2.5 MHz)
Note 2
VDD = 3.0 V 10% VDD = 2.0 V 10% VDD = 3.0 V 10% VDD = 5.0 V 10% VDD = 3.0 V 10% VDD = 2.0 V 10%
A
mA mA
5.0-MHz crystal oscil- VDD = 5.0 V 10% lation HALT mode (fXX = 5.0 MHz) IDD3 STOP mode
Note 3
A A A
Notes 1. Not including AVREF and AVDD currents or port currents (including current flowing into on-chip pull-up resistors). 2. fXX = fX/2 operation (when oscillation mode selection register (OSMS) is set to 00H). 3. fXX = fX operation (when oscillation mode selection register (OSMS) is set to 01H). 4. High-speed mode operation (when processor clock control register (PCC) is set to 00H). 5. Low-speed mode operation (when processor clock control register (PCC) is set to 04H). Remark fXX : Main system clock frequency (fX or fX/2) fX : Main system clock oscillation frequency
31
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (5/11) AC Characteristics (1) Basic Operation (TA = -40 to +85C, VDD = 1.8 to 5.5 V)
Parameter Cycle time (minimum instruction execution time) TI5, TI6 input frequency TI5, TI6 input high-/ low-level widths Interrupt request input high-/ low-level widths RESET low-level width tTIH, tTIL tINTH, tINTL tRSL VDD = 2.7 to 5.5 V VDD = 2.7 to 5.5 V VDD = 4.5 to 5.5 V fTI fXX = fX Note 2 VDD = 4.5 to 5.5 V 3.5 V VDD 5.5 V 2.7 V VDD < 3.5 V Symbol TCY fXX = fX/2 Test Conditions
Note 1
MIN. 0.8 2.0 0.4 0.8 0 0 100 1.8 10 20 10 20
TYP.
MAX. 64 64 32 32 4 275
Unit
VDD = 2.7 to 5.5 V
s s s s
MHz kHz ns
s s s s s
Notes 1. When oscillation mode selection register (OSMS) is set to 00H. 2. When OSMS is set to 01H. Remark fXX : Main system clock frequency (fX or fX/2) fX : Main system clock oscillation frequency
TCY vs VDD (Main System Clock fXX = fX/2 Operation)
TCY vs VDD (Main System Clock fXX = fX Operation)
60
60
Cycle Time TCY [ s]
Cycle Time TCY [ s]
10
Operation Guaranteed Range
10
Operation Guaranteed Range
2.0 1.0 0.5 0.4
2.0 1.0 0.5 0.4
0
1
2
3
4
5
6
0
1
2
3
4
5
6
Power Supply Voltage VDD [V]
Power Supply Voltage VDD [V]
32
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (6/11) (2) Serial Interface (TA = -40 to +85C, VDD = 1.8 to 5.5 V) (a) 3-wire serial I/O mode (SCK2... Internal clock output)
Parameter SCK2 cycle time Symbol tKCY1 Conditions 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V MIN. 800 1,600 3,200 4,800 SCK2 high-/low-level widths SI2 setup time (to SCK2) tSIK1 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V tKH1, tKL1 VDD = 4.5 to 5.5 V tKCY1/2 - 50 tKCY1/2 - 100 100 150 300 400 SI2 hold time (from SCK2) SO2 output delay time from SCK2 tKSO1 C = 100 pF Note 300 ns tKSI1 400 TYP. MAX. Unit ns ns ns ns ns ns ns ns ns ns ns
Note C is the load capacitance of SCK2 and SO2 output lines. (b) 3-wire serial I/O mode (SCK2... External clock input)
Parameter SCK2 cycle time Symbol tKCY2 Conditions 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V MIN. 800 1,600 3,200 4,800 SCK2 high-/low-level widths tKH2, tKL2 400 800 1,600 2,400 SI2 setup time (to SCK2) SI2 hold time (from SCK2) SO2 output delay time from SCK2 SCK2 rise/fall time tR2, tF2 tKSO2 C = 100 pF Note VDD = 2.0 to 5.5 V 300 500 1,000 ns ns ns tKSI2 tSIK2 VDD = 2.0 to 5.5 V 100 150 400 TYP. MAX. Unit ns ns ns ns ns ns ns ns ns ns ns
Note C is the load capacitance of SO2 output line.
33
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (7/11) (c) UART mode (Dedicated baud rate generator output)
Parameter Transfer rate Symbol Conditions 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V MIN. TYP. MAX. 78,125 39,063 19,531 9,766 Unit bps bps bps bps
(d) UART mode (External clock input)
Parameter ASCK cycle time Symbol tKCY3 Conditions 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V 4.5 V VDD 5.5 V 2.7 V VDD < 4.5 V 2.0 V VDD < 2.7 V MIN. 800 1,600 3,200 4,800 ASCK high-/low-level widths tKH3, tKL3 400 800 1,600 2,400 Transfer rate 39,063 19,531 9,766 6,510 ASCK rise/fall time tR3, tF3 1,000 TYP. MAX. Unit ns ns ns ns ns ns ns ns bps bps bps bps ns
34
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (8/11) AC Timing Test Points (excluding X1 Input)
0.8 VDD 0.2 VDD
Test points
0.8 VDD 0.2 VDD
Clock Timing
1/fX
tXL
tXH VIH3 (MIN.) VIL3 (MAX.)
X1 Input
TI Timing
1/fTI tTIL tTIH
TI5, TI6
35
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (9/11) Serial Transfer Timing 3-wire serial I/O mode :
tKCY1, 2 tKL1, 2 tR2 SCK2 tSIK1, 2 tKSI1, 2 tKH1, 2 tF2
SI2 tKSO1, 2
Input data
SO2
Output data
UART mode (external clock input) :
tKCY3 tKL3 tR3 ASCK tKH3 tF3
A/D Converter Characteristics (TA = -40 to +85C, AVDD = VDD = 1.8 to 5.5 V, AVSS = VSS = 0 V)
Parameter Resolution Overall error Note Conversion time Sampling time Analog input voltage Reference voltage Resistance between AVREF and AVSS tCONV tSAMP VIAN AVREF RAIREF Symbol 2.7 1.8 2.0 1.8 V V V V Conditions AVREF AVDD AVREF < 2.7 V AVDD 5.5 V AVDD < 2.0 V MIN. 8 TYP. 8 MAX. 8 0.6 1.4 200 200 AVREF AVDD
14
19.1 38.2 12/fxx AVSS 1.8 4
Unit bit % % s s s V V k
Note Overall error excluding quantization error (1/2LSB). It is indicated as a ratio to the full-scale value. Remark fXX : Main system clock frequency (fX or fX/2) fX : Main system clock oscillation frequency
36
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (10/11) Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85C)
Parameter Data retention power supply voltage Data retention power supply current Release signal set time Oscillation stabilization wait time Symbol VDDDR Conditions MIN. 1.8 TYP. MAX. 5.5 Unit V
IDDDR
VDDDR = 1.8 V
0.1
10
A s
tSREL tWAIT Release by RESET Release by interrupt request
0 217/fx Note
ms ms
Note In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of 2 12/fXX and 214/fXX to 217/fXX is possible. Remark fXX : Main system clock frequency (fX or fX/2) fX : Main system clock oscillation frequency Data Retention Timing (STOP mode release by RESET)
Internal reset operation HALT mode STOP mode Operating mode
Data retention mode
VDD STOP instruction execution RESET
VDDDR tSREL
tWAIT
Data Retention Timing (Standby release signal: STOP mode release by interrupt request signal)
HALT mode STOP mode Operating mode
Data retention mode
VDD STOP instruction execution Standby release signal (interrupt request)
VDDDR tSREL
tWAIT
37
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A) and 78082(A) (11/11) Interrupt Request Input Timing
tINTL INTP1 to INTP3
tINTH
RESET Input Timing
tRSL
RESET
38
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (1/10) Absolute Maximum Ratings (TA = 25C)
Parameter Supply voltage Symbol VDD AVDD AVREF AVSS Input voltage Output voltage Analog input voltage Output current, high VI VO VAN IOH P10 to P17 Per pin Total of P10 to P17, P50 to P54, P70 to P72, P100, P101 Total of P01 to P03, P30 to P37, P55 to P57 Output current, low IOL
Note
Test Conditions
Ratings -0.3 to +7.0 -0.3 to VDD + 0.3 -0.3 to VDD + 0.3 -0.3 to +0.3 -0.3 to VDD + 0.3 -0.3 to VDD + 0.3
Unit V V V V V V V mA mA mA mA mA mA mA mA mA mA mA mA mA C C
Analog input pins
AVSS - 0.3 to AVREF + 0.3 -10 -15 -15 30 15 100 70 100 70 50 20 50 20 -40 to +125 -65 to +150
Per pin Total of P50 to P54 Total of P55 to P57 Total of P10 to P17, P70 to P72, P100, P101 Total of P01 to P03, P30 to P37
Peak value
r.m.s. value
Peak value
r.m.s. value
Peak value
r.m.s. value
Peak value
r.m.s. value
Peak value
r.m.s. value
Operating ambient temperature Storage temperature
TA Tstg
Note The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value] x Duty Caution If the absolute maximum rating of even one of the above parameters is exceeded, the quality of the product may be degraded. The absolute maximum ratings are therefore the rated values that may, if exceeded, physically damage the product. Be sure to use the product with all the absolute maximum ratings observed. Permissible Pin Sink Current Characteristics with Overvoltage Applied Pending Capacitance (TA = 25C, VDD = VSS = 0 V)
Parameter Input capacitance I/O capacitance Symbol CIN CIO f = 1 MHz, Unmeasured pins returned to 0 V. Test Conditions f = 1 MHz, Unmeasured pins returned to 0 V. P01 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101 MIN. TYP. MAX. 15 15 Unit pF pF
Remark Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.
39
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (2/10) Main System Clock Oscillator Characteristics (TA = -40 to +125C, VDD = 5 V 10%)
Resonator Crystal resonator
C2 C1
Recommended Circuit
IC X2 X1
Parameter Oscillation frequency (fX)
Note 1
Test Conditions
MIN. 1.0
TYP.
MAX. 7.0
Unit MHz
Oscillation stabilization time Note 2
10
ms
External clock
X2
X1
X1 input frequency (fX) Note 1
1.0
7.0
MHz
PD74HCU04
X1 input high-/low-level widths (tXH, tXL)
64
500
ns
Notes 1. Only the oscillator characteristics are shown. For the instruction execution time, refer to AC Characteristics. 2. Time required for oscillation to stabilize after a reset or the STOP mode has been released. Caution When using the oscillation circuit of the main system clock, wire the portion enclosed in broken lines in the figure as follows to avoid adverse influence on the wiring capacitance: * Keep the wiring length as short as possible. * Do not cross the wiring over other signal lines. * Do not route the wiring in the vicinity of lines through which a high fluctuating current flows. * Always keep the ground point of the capacitor of the oscillation circuit at the same potential as VSS. * Do not connect the ground pattern through which a high current flows. * Do not extract signals from the oscillation circuit.
40
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (3/10) DC Characteristics (TA = -40 to +125C, VDD = 5 V 10%)
Parameter Input voltage, high Symbol VIH1 VIH2 VIH3 Input voltage, low VIL1 VIL2 VIL3 Output voltage, high Output voltage, low VOH VOL P57 P00 to P03, P33, P34, P70 to P72, P100, P101, RESET X1, X2 P10 to P17, P30 to P32, P35 to P37, P50 to P57 P00 to P03, P33, P34, P70 to P72, P100, P101, RESET X1, X2 IOH = -1 mA IOH = -100 A P50 to P57 P01 to P03, P10 to P17, P30 to P37, P70 to P72, P100, P101 Input leak current, high ILIH1 VIN = VDD P00 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101, RESET ILIH2 Input leak current, low ILIL1 VIN = 0 V X1, X2 P00 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101, RESET ILIL2 Output leak current, high Output leak current, low Software pull-up resistance ILOH ILOL R VOUT = VDD VOUT = 0 V VIN = 0 V P01 to P03, P10 to P17, P30 to P37, P50 to P57, P70 to P72, P100, P101 Supply current
Note 1
Test Conditions
MIN.
TYP.
MAX. VDD VDD VDD 0.3 VDD 0.16 VDD 0.4
Unit V V V V V V V V
P10 to P17, P30 to P32, P35 to P37, P50 to 0.7 VDD 0.9 VDD VDD - 0.2 0 0 0 VDD - 1.0 VDD - 0.5 IOL = 15 mA IOL = 1.6 mA IOL = 400 A 0.4
2.2 0.45 0.5 10
V V V V
20 -10
A A
X1, X2
-20 10 -10 15 40 120
A A A
k
IDD1
7.0-MHz crystal oscillation operating mode (fXX = 3.5 MHz) (fXX = 2.5 MHz)
Notes 2, 3
9.0 5.5 1.5 1.2 0.1
29.0 16.5 7.2 6.5 1,000
mA mA mA mA
5.0-MHz crystal oscillation operating mode
Notes 2, 3
IDD2
7.0-MHz crystal oscillation HALT mode (fXX = 3.5 MHz) (fXX = 2.5 MHz)
Note 2
5.0-MHz crystal oscillation HALT mode
Note 2
IDD3
STOP mode
A
Notes 1. Not including AVREF and AVDD currents or port currents (including current flowing into on-chip pull-up resistors). 2. fXX = fX/2 operation (when oscillation mode selection register (OSMS) is set to 00H). 3. High-speed mode operation (when processor clock control register (PCC) is set to 00H). Remarks 1. fXX 2. fX : Main system clock frequency (fX or fX/2) : Main system clock oscillation frequency
3. Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.
41
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (4/10) AC Characteristics (1) Basic Operation (TA = -40 to +125C, VDD = 5 V 10%)
Parameter Cycle time (minimum instruction execution time) TI5, TI6 input frequency TI5, TI6 input high-/ low-level widths Interrupt request input high-/ low-level widths RESET low-level width tRSL 10 tINTH, tINTL 10 fTI tTIH, tTIL 0 200 2 kHz ns Symbol TCY fXX = fX/2
Note
Test Conditions
MIN. 0.57
TYP.
MAX. 32
Unit
s
s s
Note When oscillation mode selection register (OSMS) is set to 00H. Remark fXX : Main system clock frequency (fX or fX/2) fX : Main system clock oscillation frequency
TCY vs VDD (Main System Clock fXX = fX/2 Operation)
60
Cycle Time TCY [ s]
10
2.0 1.0 0.5
0
1
2
3
4
Operation Guaranteed Range 5 6 Power Supply Voltage VDD [V]
42
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (5/10) (2) Serial Interface (TA = -40 to +125C, VDD = 5 V 10%) (a) 3-wire serial I/O mode (SCK2... Internal clock output)
Parameter SCK2 cycle time SCK2 high-/low-level widths SI2 setup time (to SCK2) SI2 hold time (from SCK2) SO2 output delay time from SCK2 tKSO1 C = 100 pF Note 400 ns tKSI1 500 ns tSIK1 150 ns Symbol tKCY1 tKH1, tKL1 Conditions MIN. 1,000 tKCY1/2 - 100 TYP. MAX. Unit ns ns
Note C is the load capacitance of SCK2 and SO2 output lines. (b) 3-wire serial I/O mode (SCK2... External clock input)
Parameter SCK2 cycle time SCK2 high-/low-level widths SI2 setup time (to SCK2) SI2 hold time (from SCK2) SO2 output delay time from SCK2 SCK2 rise/fall time tR2, tF2 1,000 ns tKSO2 C = 100 pF Note 400 ns tKSI2 500 ns tSIK2 150 ns Symbol tKCY2 tKH2, tKL2 Conditions MIN. 1,000 500 TYP. MAX. Unit ns ns
Note C is the load capacitance of SO2 output line.
43
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (6/10) (c) UART mode (Dedicated baud rate generator output)
Parameter Transfer rate Symbol Conditions MIN. TYP. MAX. 76,923 Unit bps
(d) UART mode (External clock input)
Parameter ASCK cycle time ASCK high-/low-level widths Transfer rate ASCK rise/fall time tR3, tF3 38,462 1,000 bps ns Symbol tKCY3 tKH3, tKL3 Conditions MIN. 1,000 500 TYP. MAX. Unit ns ns
44
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (7/10) AC Timing Test Points (excluding X1 Input)
0.8 VDD 0.2 VDD
Test points
0.8 VDD 0.2 VDD
Clock Timing
1/fX
tXL
tXH VDD - 0.2 V 0.4 V
X1 Input
TI Timing
1/fTI tTIL tTIH
TI5, TI6
45
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (8/10) Serial Transfer Timing 3-wire serial I/O mode :
tKCY1, 2 tKL1, 2 tR2 SCK2 tSIK1, 2 tKSI1, 2 tKH1, 2 tF2
SI2 tKSO1, 2
Input data
SO2
Output data
UART mode (external clock input) :
tKCY3 tKL3 tR3 ASCK tKH3 tF3
A/D Converter Characteristics (TA = -40 to +125C, AVDD = VDD = 5 V 10%, AVSS = VSS = 0 V)
Parameter Resolution Overall error Note Conversion time Sampling time Analog input voltage Reference voltage Resistance between AVREF and AVSS Symbol Conditions 4.5 V AVREF AVDD tCONV tSAMP VIAN AVREF RAIREF 23.8 12/fxx AVSS 4.5 4 MIN. 8 TYP. 8 MAX. 8 1.0 100 AVREF AVDD
14
Unit bit % s s V V k
Note Overall error excluding quantization error (1/2LSB). It is indicated as a ratio to the full-scale value. Remark fXX : Main system clock frequency (fX or fX/2) fX : Main system clock oscillation frequency
46
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (9/10) Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +125C)
Parameter Data retention power supply voltage Data retention power supply current Release signal set time Oscillation stabilization wait time Symbol VDDDR Conditions MIN. 4.5 TYP. MAX. 5.5 Unit V
IDDDR
VDDDR = 4.5 V
0.1
1,000
A s
tSREL tWAIT Release by RESET Release by interrupt request
0 217/fx Note
ms ms
Note In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of 2 12/fXX and 2 14/fXX to 217/fXX is possible. Remark fXX : Main system clock frequency (fX or fX/2) fX : Main system clock oscillation frequency Data Retention Timing (STOP mode release by RESET)
Internal reset operation HALT mode STOP mode Operating mode
Data retention mode
VDD STOP instruction execution RESET
VDDDR tSREL
tWAIT
Data Retention Timing (Standby release signal: STOP mode release by interrupt request signal)
HALT mode STOP mode Operating mode
Data retention mode
VDD STOP instruction execution Standby release signal (interrupt request)
VDDDR tSREL
tWAIT
47
PD78081(A), 78082(A)
* Electrical specifications of PD78081(A2) (10/10) Interrupt Request Input Timing
tINTL INTP1 to INTP3
tINTH
RESET Input Timing
tRSL
RESET
48
PD78081(A), 78082(A)
11. PACKAGE DRAWINGS
PD78081GB(A)-xxx-3B4, 78082GB(A)-xxx-3B4, 78081GB(A2)-xxx-3B4
44 PIN PLASTIC QFP (
10)
A B
33 34
23 22
detail of lead end
C
D
S Q R
44 1
12 11
F G H P
N
NOTE Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.
J I
M
K M L
ITEM A B MILLIMETERS 13.60.4 10.00.2 10.00.2 13.60.4 1.0 1.0 0.350.10 0.15 0.8 (T.P.) 1.80.2 0.80.2 0.15+0.10 -0.05 0.10 2.7 0.10.1 55 3.0 MAX. INCHES 0.535 +0.017 -0.016 0.394 +0.008 -0.009 0.394 +0.008 -0.009 0.535 +0.017 -0.016 0.039 0.039 0.014 +0.004 -0.005 0.006 0.031 (T.P) 0.071 +0.008 -0.009 0.031 +0.009 -0.008 0.006 +0.004 -0.003 0.004 0.106 0.0040.004 55 0.119 MAX. P44GB-80-3B4-3
Remark The shape and material of ES versions are the same as those of mass-produced versions.
C D F G H I J K L M N P Q R S
49
PD78081(A), 78082(A)
PD78081GB(A)-xxx-3BS-MTX, 78082GB(A)-xxx-3BS-MTX
44 PIN PLASTIC QFP ( 10)
A B
33 34
23 22
detail of lead end
C
D
S R Q
44 1
12 11
F J G H I
M
K P N
NOTE Each lead centerline is located within 0.16 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
M
L
ITEM A B C D F G H I J K L M N P Q R S MILLIMETERS 13.20.2 10.00.2 10.00.2 13.20.2 1.0 1.0 0.37 +0.08 -0.07 0.16 0.8 (T.P.) 1.60.2 0.80.2 0.17 +0.06 -0.05 0.10 2.7 0.1250.075 3 +7 -3 3.0 MAX. INCHES 0.520+0.008 -0.009 0.394+0.008 -0.009 0.394+0.008 -0.009 0.520+0.008 -0.009 0.039 0.039 0.015+0.003 -0.004 0.007 0.031 (T.P.) 0.0630.008 0.031 +0.009 -0.008 0.007 +0.002 -0.003 0.004 0.106 0.0050.003 3 +7 -3 0.119 MAX. S44GB-80-3BS
50
PD78081(A), 78082(A)
12. RECOMMENDED SOLDERING CONDITIONS
PD78081(A) and 78082(A) should be soldered and mounted under the conditions recommended in the table
below. For detail of recommended soldering conditions, refer to the information document Semiconductor Device Mounting Technology Manual (C10535E). For soldering methods and conditions other than those recommended below, consult our sales representative. Table 12-1. Surface Mounting Type Soldering Conditions
PD78081GB(A)-xxx-3B4 PD78082GB(A)-xxx-3B4
: 44-pin plastic QFP (10 x 10 mm) : 44-pin plastic QFP (10 x 10 mm)
PD78081GB(A2)-xxx-3B4 : 44-pin plastic QFP (10 x 10 mm)
Soldering Method Infrared reflow Soldering Conditions Symbol IR35-00-3 VP15-00-3 WS60-00-1
Package peak temperature: 235C, Reflow time: 30 seconds or below (at 210C or higher), Number of reflow processes: 3 max. VPS Package peak temperature: 215C, Reflow time: 40 seconds or below (at 200C or higher), Number of reflow processes: 3 max. Wave soldering Solder temperature: 260C or below, Flow time: 10 seconds or below, Number of flow processes: once, Preheating temperature: 120C or below (package surface temperature) Pin partial heating Pin temperature: 300C or below, Time: 3 seconds or below (per device side)
--
Cautions 1. Use of more than one soldering method should be avoided (except for the pin partial heating method). 2. Because production of the PD78081GB(A)-xxx-3BS-MTX and 78082GB(A)-xxx-3BS-MTX is still in a planning stage, their soldering conditions are pending.
51
PD78081(A), 78082(A)
APPENDIX A. DEVELOPMENT TOOLS
The following development tools are available to support development of systems using the PD78081(A) and 78082(A). Language Processing Software
RA78K/0 Notes 1, 2, 3, 4 CC78K/0 Notes 1, 2, 3, 4 DF78083 Notes 1, 2, 3, 4 CC78K/0-L Notes 1, 2, 3, 4 Assembler package common to the 78K/0 Series C compiler package common to the 78K/0 Series Device file used for the PD78083 Subseries C compiler library source file common to the 78K/0 Series
PROM Writing Tools
PG-1500 PA-78P083GB PG-1500 Controller Notes 1, 2 PROM programmer Programmer adapter connected to the PG-1500 Control program for the PG-1500
Debugging Tools
IE-78000-R IE-78000-R-A IE-78000-R-BK IE-78078-R-EM EP-78083GB-R EV-9200G-44 SM78K0 Notes 5, 6, 7 ID78K0 Notes 4, 5, 6, 7 SD78K/0 Notes 1, 2 DF78083 Notes 1, 2, 5, 6, 7 In-circuit emulator common to the 78K/0 Series In-circuit emulator common to the 78K/0 Series (for integrated debugger) Break board common to the 78K/0 Series Emulation board common to the PD78078 Subseries Emulation probe for the PD78083 Subseries Socket mounted on the target system board prepared for 44-pin plastic QFP System simulator common to the 78K/0 Series Integrated debugger for the IE-78000-R-A Screen debugger for the IE-78000-R Device file used for the PD78083 Subseries
Notes 1. Based on PC-9800 Series (MS-DOSTM) 2. Based on IBM PC/ATTM and its compatibles (PC DOSTM/IBM DOS TM/MS-DOS) 3. Based on HP9000 Series 300 TM (HP-UXTM ) 4. Based on HP9000 Series 700TM (HP-UX), SPARCstation TM (SunOSTM ), and EWS4800 Series (EWS-UX/ V) 5. Based on PC-9800 Series (MS-DOS + WindowsTM) 6. Based on IBM PC/AT and its compatibles (PC DOS/IBM DOS/MS-DOS + Windows) 7. Based on NEWSTM (NEWS-OSTM ) Remarks 1. Please refer to the 78K/0 Series Selection Guide (U11126E) for information on the third party development tools. 2. Use the RA78K/0, CC78K/0, SM78K0, ID78K0, and SD78K/0 in combination with the DF78083.
52
PD78081(A), 78082(A)
Real-Time OS
MX78K0 Notes 1, 2, 3, 4 OS used for the 78K/0 Series
Fuzzy Inference Development Support System
FE9000 Note 1 /FE9200 Note 5 FT9080 FI78K0
Note 1 /FT9085 Note 2 Notes 1, 2 Notes 1, 2
Fuzzy knowledge data input tool Translator Fuzzy inference module Fuzzy inference debugger
FD78K0
Notes 1. Based on PC-9800 Series (MS-DOS) 2. Based on IBM PC/AT and its compatibles (PC DOS/IBM DOS/MS-DOS) 3. Based on HP9000 Series 300 (HP-UX) 4. Based on HP9000 Series 700 (HP-UX), SPARCstation (SunOS), and EWS4800 Series (EWS-UX/V) 5. Based on IBM PC/AT (PC DOS/IBM DOS/MS-DOS + Windows) Remark Please refer to the 78K/0 Series Selection Guide (U11126E) for information on the third party development tools.
53
PD78081(A), 78082(A)
APPENDIX B. RELATED DOCUMENTS
Documents Related to Devices
Document Name Document No. Japanese English IEU-1407 This document U12175E IEU-1372 -- -- -- U10182E
PD78083 Subseries User's Manual PD78081(A), 78082(A) Data Sheet PD78P083(A) Data Sheet
78K/0 Series User's Manual Instructions 78K/0 Series Instruction Table 78K/0 Series Instruction Set
U12176J U12436J U12175J U12326J U10903J U10904J IEM-5599 IEA-767
PD78083 Subseries Special Function Register Table
78K/0 Series Application Note Fundamental (III)
Documents Related to Development Tools (User's Manual) (1/2)
Document Name Document No. Japanese RA78K Series Assembler Package Operation Language RA78K Series Structured Assembler Preprocessor RA78K0 Assembler Package Operation Assembly Language Structured Assembly Language CC78K Series C Compiler Operation Language CC78K0 C Compiler Operation Language CC78K/0 C Compiler Application Note Programming Know-how CC78K Series Library Source File PG-1500 PROM Programmer PG-1500 Controller PC-9800 Series (MS-DOS) Based PG-1500 Controller IBM PC Series (PC DOS) Based IE-78000-R IE-78000-R-A IE-78000-R-BK IE-78078-R-EM EP-78083 SM78K0 System Simulator Windows Based SM78K Series System Simulator Reference External Part User Open Interface Specifications ID78K0 Integrated Debugger EWS Based ID78K0 Integrated Debugger PC Based ID78K0 Integrated Debugger Windows Based Reference Reference Guide U11151J U11539J U11649J -- U11539E U11649E U12322J U11940J EEU-704 EEU-5008 U11376J U10057J EEU-867 U10775J EEU-5003 U10181J U10092J -- EEU-1335 EEU-1291 U10540E U11376E U10057E EEU-1427 U10775E EEU-1529 U10181E U10092E EEU-656 EEU-655 U11517J U11518J EEA-618 EEU-1280 EEU-1284 U11517E U11518E EEA-1208 EEU-809 EEU-815 EEU-817 U11802J U11801J U11789J English EEU-1399 EEU-1404 EEU-1402 U11802E U11801E U11789E
Caution The contents of the documents listed above are subject to change without prior notice. Make sure to use the latest edition when starting design.
54
PD78081(A), 78082(A)
Documents Related to Development Tools (User's Manual) (2/2)
Document Name Document No. Japanese SD78K/0 Screen Debugger PC-9800 Series (MS-DOS) Based SD78K/0 Screen Debugger IBM PC/AT (PC DOS) Based Introduction Reference Introduction Reference EEU-852 U10952J EEU-5024 U11279J English U10539E -- EEU-1414 U11279E
Documents Related to Embedded Software (User's Manual)
Document Name Document No. Japanese 78K/0 Series OS MX78K0 Fuzzy Knowledge Data Input Tools 78K/0, 78K/II, and 87AD Series Fuzzy Inference Development Support System Translator 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Debugger EEU-921 EEU-1458 EEU-858 EEU-1441 Basic U12257J EEU-829 EEU-862 English -- EEU-1438 EEU-1444
Other Documents
Document Name Document No. Japanese IC Package Manual Semiconductor Device Mounting Technology Manual Quality Grades on NEC Semiconductor Devices NEC Semiconductor Device Reliability/Quality Control System Electrostatic Discharge (ESD) Test Guide to Quality Assurance for Semiconductor Devices Microcomputer Product Series Guide C10943X C10535J C11531J C10983J MEM-539 C11893J U11416J C10535E C11531E C10983E -- MEI-1202 -- English
Caution The contents of the documents listed above are subject to change without prior notice. Make sure to use the latest edition when starting design.
55
PD78081(A), 78082(A)
[MEMO]
56
PD78081(A), 78082(A)
[MEMO]
57
PD78081(A), 78082(A)
NOTES FOR CMOS DEVICES
1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS
Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.
2 HANDLING OF UNUSED INPUT PINS FOR CMOS
Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.
3 STATUS BEFORE INITIALIZATION OF MOS DEVICES
Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.
58
PD78081(A), 78082(A)
Regional Information
Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify: * Device availability * Ordering information * Product release schedule * Availability of related technical literature * Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth) * Network requirements In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.
NEC Electronics Inc. (U.S.)
Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288
NEC Electronics (Germany) GmbH
Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580
NEC Electronics Hong Kong Ltd.
Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044
NEC Electronics (Germany) GmbH
Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490
NEC Electronics Hong Kong Ltd. NEC Electronics (France) S.A.
Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99 Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411
NEC Electronics (UK) Ltd.
Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290
NEC Electronics (France) S.A.
Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583
NEC Electronics Italiana s.r.1.
Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99
NEC Electronics Taiwan Ltd. NEC Electronics (Germany) GmbH
Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951
NEC do Brasil S.A.
Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689
J96. 8
59
PD78081(A), 78082(A)
FIP and IEBus are trademarks of NEC Corporation. MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation. HP9000 Series 300, HP9000 Series 700, and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc. SunOS is a trademark of Sun Microsystems, Inc. NEWS and NEWS-OS are trademarks of Sony Corporation. The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.
The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.
No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others. While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. NEC devices are classified into the following three quality grades: "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application. Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance. Anti-radioactive design is not implemented in this product.
M4 96.5
60

▲Up To Search▲

Price & Availability of PD78081A

	To Download PD78081A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .