View MSM82C51A-2GS_1857249.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1/26 ? semiconductor msm82c51a-2rs/gs/js general description the msm82c51a-2 is a usart (universal synchronous asynchronous receiver transmitter) for serial data communication. as a peripheral device of a microcomputer system, the msm82c51a-2 receives parallel data from the cpu and transmits serial data after conversion. this device also receives serial data from the outside and transmits parallel data to the cpu after conversion. the msm82c51a-2 configures a fully static circuit using silicon gate cmos technology. therefore, it operates on extremely low power at 100 m a (max) of standby current by suspending all operations. features ? wide power supply voltage range from 3 v to 6 v ? wide temperature range from C40 c to 85 c ? synchronous communication upto 64 kbaud ? asynchronous communication upto 38.4 kbaud ? transmitting/receiving operations under double buffered configuration. ? error detection (parity, overrun and framing) ? 28-pin plastic dip (dip28-p-600-2.54): (product name: msm82c51a-2rs) ? 28-pin plastic qfj (qfj28-p-s450-1.27): (product name: msm82c51a-2js) ? 32-pin plastic ssop(ssop32-p-430-1.00-k): (product name: MSM82C51A-2GS-k) ? semiconductor msm82c51a-2rs/gs/js universal synchronous asynchronous receiver transmitter e2o0017-27-x2 this version: jan. 1998 previous version: aug. 1996
2/26 ? semiconductor msm82c51a-2rs/gs/js functional block diagram txd d 7 - d 0 reset clk c/ d rd wr cs dsr dtr cts rts read/write control logic modem control transmit buffer (p - s) transmit control recieve buffer (s - p) recieve control txrdy txe txc rxd rxrdy rxc syndet/bd data bus buffer internal bus line
3/26 ? semiconductor msm82c51a-2rs/gs/js pin configuration (top view) d 1 d 0 v cc rxc dtr rts dsr reset clk txd txempty cts syndet/bd txrdy 1 2 3 4 5 6 7 8 9 10 11 12 28 27 26 25 24 23 22 21 20 19 18 17 13 14 16 15 28 pin plastic dip d 7 d 6 d 5 gnd rxd d 4 d 3 d 2 wr cs c/ d rd rxrdy txc 32 pin plastic ssop 16 15 14 13 nc d 7 d 6 d 5 gnd rxd d 4 d 3 d 2 d 1 d 0 wr cs nc c/ d rd rxrdy v cc rxc txc nc dtr rts dsr reset clk txd txempty nc cts syndet/bd txrdy 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 29 30 31 32 28 27 26 25 17 25 24 23 22 21 20 19 rxc dtr rts dsr reset clk txd d 4 d 5 d 6 d 7 txc wr cs 12 13 14 15 16 17 18 c/ d rd rxrdy txrdy syndet/bd cts txempty 4 3 2 1 28 27 26 gnd rxd d 3 d 2 d 1 d 0 5 6 7 8 9 10 11 v cc 28 pin plastic qfj
4/26 ? semiconductor msm82c51a-2rs/gs/js function outline the msm82c51a-2's functional configuration is programed by software. operation between the msm82c51a-2 and a cpu is executed by program control. table 1 shows the operation between a cpu and the device. 0 0 0 data bus 3-state 1 data bus 3-state cs 1 1 c/ d status ? cpu control word ? cpu 1 1 0 0 data ? cpu 0 data ? cpu 0 0 0 1 wr 1 0 1 1 0 rd table 1 operation between msm82c51a and cpu it is necessary to execute a function-setting sequence after resetting the msm82c51a-2. fig. 1 shows the function-setting sequence. if the function was set, the device is ready to receive a command, thus enabling the transfer of data by setting a necessary command, reading a status and reading/writing data. asynchronous external reset internal reset write mode instruction write first sync charactor yes no single sync mode write second sync charactor yes no end of mode setting fig. 1 function-setting sequence (mode instruction sequence)
5/26 ? semiconductor msm82c51a-2rs/gs/js control words there are two types of control word. 1. mode instruction (setting of function) 2. command (setting of operation) 1) mode instruction mode instruction is used for setting the function of the msm82c51a-2. mode instruction will be in wait for write at either internal reset or external reset. that is, the writing of a control word after resetting will be recognized as a mode instruction. items set by mode instruction are as follows: ? synchronous/asynchronous mode ? stop bit length (asynchronous mode) ? character length ? parity bit ? baud rate factor (asynchronous mode) ? internal/external synchronization (synchronous mode) ? number of synchronous characters (synchronous mode) the bit configuration of mode instruction is shown in figures 2 and 3. in the case of synchronous mode, it is necessary to write one-or two byte sync characters. if sync characters were written, a function will be set because the writing of sync characters constitutes part of mode instruction. s 1 s 1 ep pen l 2 l 1 b 2 b 1 d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 0 1 0 1 0 0 1 1 refer to fig. 3 sync 1 16 64 baud rate factor 0 1 0 0 0 1 5 bits 6 bits 7 bits charactor length 1 1 8 bits 0 1 0 1 0 0 1 1 disable odd parity disable even parity parity check 0 1 0 0 0 1 inhabit 1 bit 1.5 bits stop bit length 1 1 2 bits fi g . 2 bit confi g uration of mode instruction ( as y nchronous )
6/26 ? semiconductor msm82c51a-2rs/gs/js d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 scs esd ep pen l 2 l 1 0 0 charactor length 0 1 0 0 0 1 5 bits 6 bits 7 bits 1 1 8 bits 0 1 0 1 0 0 1 1 disable odd parity disable even parity parity 0 1 internal synchronization external synchronization synchronous mode 0 1 2 charactors 1 charactor number of synchronous charactors fi g . 3 bit confi g uration of mode instruction ( s y nchronous )
7/26 ? semiconductor msm82c51a-2rs/gs/js 2) command command is used for setting the operation of the msm82c51a-2. it is possible to write a command whenever necessary after writing a mode instruction and sync characters. items to be set by command are as follows: ? transmit enable/disable ? receive enable/disable ? dtr , rts output of data. ? resetting of error flag. ? sending to break characters ? internal resetting ? hunt mode (synchronous mode) the bit configuration of a command is shown in fig. 4. eh d 7 ir d 6 rts d 5 er d 4 sbrk d 3 rxe d 2 dtr d 1 txen d 0 1 ? transmit enable 0 ? disable dtr 1 ? dtr = 0 0 ? dtr = 1 1 ? recieve enable 0 ? disable 1 ? sent break charactor 0 ? normal operation 1 ? reset error flag 0 ? normal operation rts 1 ? rts = 0 0 ? rts = 1 1 ? internal reset 0 ? normal operation 1 ? hunt mode (note) 0 ? normal operation note : seach mode for synchronous charactors in synchronous mode. fi g . 4 bit confi g uration of command
8/26 ? semiconductor msm82c51a-2rs/gs/js status word it is possible to see the internal status of msm82c51a-2 by reading a status word. the bit configuration of status word is shown in fig. 5. same as terminal. refer to "explanation" of terminals. dsr d 7 syndet /bd d 6 fe d 5 oe d 4 pe d 3 txempty d 2 rxrdy d 1 txrdy d 0 parity different from txrdy terminal. refer to "explanation" of txrdy terminals. 1 ? parity error 1 ? overrun error 1 ? framing error note: shows terminal dsr 1 ? dsr = 0 0 ? dsr = 1 only asynchronous mode. stop bit cannot be detected. fi g . 5 bit confi g uration of status word standby status it is possible to put the msm82c51a-2 in standby status when the following conditions have been satisfied the msm82c51a-2 is in standby status. (1) cs terminal is fixed at vcc level. (2) input pins other cs , d 0 to d 7 , rd , wr and c/ d are fixed at vcc or gnd level (including syndet in external synchronous mode). note: when all output currents are 0, iccs specification is applied.
9/26 ? semiconductor msm82c51a-2rs/gs/js pin description d 0 to d 7 (l/o terminal) this is bidirectional data bus which receive control words and transmits data from the cpu and sends status words and received data to cpu. reset (input terminal) a high on this input forces the msm82c51a-2 into reset status. the device waits for the writing of mode instruction. the min. reset width is six clock inputs during the operating status of clk. clk (input terminal) clk signal is used to generate internal device timing. clk signal is independent of rxc or txc . however, the frequency of clk must be greater than 30 times the rxc and txc at synchronous mode and asynchronous x1 mode, and must be greater than 5 times at asynchronous x16 and x64 mode. wr (input terminal) this is the active low input terminal which receives a signal for writing transmit data and control words from the cpu into the msm82c51a-2. rd (input terminal) this is the active low input terminal which receives a signal for reading receive data and status words from the msm82c51a-2. c/ d (input terminal) this is an input terminal which receives a signal for selecting data or command words and status words when the msm82c51a-2 is accessed by the cpu. if c/ d = low, data will be accessed. if c/ d = high, command word or status word will be accessed. cs (input terminal) this is the active low input terminal which selects the msm82c51a-2 at low level when the cpu accesses. note: the device wont be in standby status; only setting cs = high. refer to explanation of standby status. txd (output terminal) this is an output terminal for transmitting data from which serial-converted data is sent out. the device is in mark status (high level) after resetting or during a status when transmit is disabled. it is also possible to set the device in break status (low level) by a command.
10/26 ? semiconductor msm82c51a-2rs/gs/js txrdy (output terminal) this is an output terminal which indicates that the msm82c51a-2 is ready to accept a transmitted data character. but the terminal is always at low level if cts = high or the device was set in tx disable status by a command. note: txrdy status word indicates that transmit data character is receivable, regardless of cts or command. if the cpu writes a data character, txrdy will be reset by the leading edge or wr signal. txempty (output terminal) this is an output terminal which indicates that the msm82c51a-2 has transmitted all the characters and had no data character. in synchronous mode, the terminal is at high level, if transmit data characters are no longer remaining and sync characters are automatically transmitted. if the cpu writes a data character, txempty will be reset by the leading edge of wr signal. note : as the transmitter is disabled by setting cts high or command, data written before disable will be sent out. then txd and txempty will be high. even if a data is written after disable, that data is not sent out and txe will be high.after the transmitter is enabled, it sent out. (refer to timing chart of transmitter control and flag timing) txc (input terminal) this is a clock input signal which determines the transfer speed of transmitted data. in synchronous mode, the baud rate will be the same as the frequency of txc . in asynchronous mode, it is possible to select the baud rate factor by mode instruction. it can be 1, 1/16 or 1/64 the txc . the falling edge of txc sifts the serial data out of the msm82c51a-2. rxd (input terminal) this is a terminal which receives serial data. rxrdy (output terminal) this is a terminal which indicates that the msm82c51a-2 contains a character that is ready to read. if the cpu reads a data character, rxrdy will be reset by the leading edge of rd signal. unless the cpu reads a data character before the next one is received completely, the preceding data will be lost. in such a case, an overrun error flag status word will be set. rxc (input terminal) this is a clock input signal which determines the transfer speed of received data. in synchronous mode, the baud rate is the same as the frequency of rxc . in asynchronous mode, it is possible to select the baud rate factor by mode instruction. it can be 1, 1/16, 1/64 the rxc .
11/26 ? semiconductor msm82c51a-2rs/gs/js syndet/bd (input or output terminal) this is a terminal whose function changes according to mode. in internal synchronous mode. this terminal is at high level, if sync characters are received and synchronized. if a status word is read, the terminal will be reset. in external synchronous mode, this is an input terminal. a high on this input forces the msm82c51a-2 to start receiving data characters. in asynchronous mode, this is an output terminal which generates high leveloutput upon the detection of a break character if receiver data contains a low-level space between the stop bits of two continuous characters. the terminal will be reset, if rxd is at high level. after reset is active, the terminal will be output at low level. dsr (input terminal) this is an input port for modem interface. the input status of the terminal can be recognized by the cpu reading status words. dtr (output terminal) this is an output port for modem interface. it is possible to set the status of dtr by a command. cts (input terminal) this is an input terminal for modem interface which is used for controlling a transmit circuit. the terminal controls data transmission if the device is set in tx enable status by a command. data is transmitable if the terminal is at low level. rts (output terminal) this is an output port for modem interface. it is possible to set the status rts by a command.
12/26 ? semiconductor msm82c51a-2rs/gs/js absolute maximum rating C55 to +150 msm82c51a-2rs power supply voltage v cc C0.5 to +7 v input voltage v in C0.5 to v cc +0.5 v output voltage v out C0.5 to v cc +0.5 v storage temperature t stg c power dissipation p d 0.7 w parameter unit symbol with respect to gnd ta = 25c conditions rating MSM82C51A-2GS msm82c51a-2js 0.9 0.9 operating range range power supply voltage v cc 3 - 6 v operating temperature t op C40 to 85 c parameter unit symbol recommended operating conditions dc characteristics typ. max. "l" output voltage v ol 0.45 v "h" output voltage v oh v parameter unit symbol min. 3.7 i ol = 2.5 ma i oh = C2.5 ma measurement conditions input leak current i li 10 m a output leak current i lo 10 m a C10 C10 0 v in v cc 0 v out v cc operating supply current 5ma asynchronous x64 during transmitting/ receiving standby supply current 100 m a i cco i ccs all input voltage shall be fixed at v cc or gnd level. (v cc = 4.5 to 5.5 v ta = C40c to +85c) typ. power supply voltage v cc 5v t op +25 "l" input voltage v il "h" input voltage v ih min. 4.5 C40 C0.3 2.2 max. 5.5 +85 +0.8 v cc +0.3 parameter unit symbol c v v operating temperature
13/26 ? semiconductor msm82c51a-2rs/gs/js ac characteristics cpu bus interface part max. address stable before rd t ar ns parameter unit symbol min. 20 note 2 remarks address hold time for rd t ra ns rd pulse width t rr ns 20 130 note 2 data delay from rd t rd 100 ns rd to data float t df 75 ns 10 recovery time between rd t rvr t cy address stable before wr t aw ns 6 20 note 5 note 2 address hold time for wr t wa ns 20 note 2 wr pulse width t ww ns 100 data set-up time for wr t dw ns data hold time for wr t wd ns 100 0 recovery time between wr t rvw t cy 6 note 4 reset pulse width t resw t cy 6 (v cc = 4.5 to 5.5 v, ta = C40 to 85c)
14/26 ? semiconductor msm82c51a-2rs/gs/js serial interface part notes: 1. ac characteristics are measured at 150 pf capacity load as an output load based on 0.8 v at low level and 2.2 v at high level for output and 1.5 v for input. 2. addresses are cs and c/ d . 3. f tx or f rx 1/(30 tcy) 1 baud f tx or f rx 1/(5 tcy) 16 , 64 baud 4. this recovery time is mode initialization only. recovery time between command writes for asynchronous mode is 8 t cy and for synchronous mode is 18 t cy . write data is allowed only when txrdy = 1. 5. this recovery time is status read only. read data is allowed only when rxrdy = 1. 6. status update can have a maximum delay of 28 clock periods from event affecting the status. max. main clock period t cy ns parameter unit symbol min. 160 note 3 remarks clock low tme t f ns clock high time t f t cy C50 ns 50 70 clock rise/fall time t r, t f 20 ns txd delay from falling edge of txc t dtx 1 m s transmitter clock frequency f tx 64 khz f tx 615 khz dc dc note 3 f tx 615 khz dc 1 baud 16 baud 64 baud transmitter clock low time t tpw t cy 1 baud t tpw t cy transmitter clock high time t tpd 13 2 15 t cy 16 , 64 baud 1 baud t tpd t cy 3 16 , 64 baud receiver clock frequency f rx 64 dc khz 1 baud f rx 615 khz f rx 615 khz dc dc 16 baud 64 baud note 3 receiver clock low time t rpw t cy 13 t rpw t cy 2 1 baud 16 , 64 baud receiver clock high time t rpd t cy t rpd t cy 15 3 1 baud 16 , 64 baud time from the center of last bit to the rise of txrdy t txrdy 8 t cy time from the leading edge of wr to the fall of txrdy t txrdy clear 400 ns time from the center of last bit to the rise of rxrdy t rxrdy 26 t cy time from the leading edge of rd to the fall of rxrdy t rxrdy clear 400 ns internal syndet delay time from rising edge of rxc t is 26 t cy modem control signal delay time from rising edge of wr t wc t cy 8 modem control signal setup time for falling edge of rd t cr t cy 20 rxd setup time for rising edge of rxc (1x baud) t rxds t cy 11 rxd hold time for falling edge of rxc (1x baud) t rxdh t cy 17 syndet setup time for rxc t es t cy 18 txe delay time from the center of last bit t txempty t cy 20 (v cc = 4.5 to 5.5 v, ta = C40 to 85c)
15/26 ? semiconductor msm82c51a-2rs/gs/js timing chart sytem clock input t f t r t f t f t cy clk receiver clock and data transmitter clock and data t tpw txc (1 mode) t tpd t dtx t dtx txc (16 mode) txd rxc (1 mode) t rpw rxc (16 mode) rxd int sampling pulse (rxbaud counter starts here) start bit 8rxc periods (16 mode) 16 rxc periods (16 mode) data bit data bit t rpd 3t cy 3t cy t f
16/26 ? semiconductor msm82c51a-2rs/gs/js read control or input port cycle (cpu ? usart) write control or output port cycle (cpu ? usart) read data cycle (cpu ? usart) t rr t rd t df data out active t ar t ra t ar t ra t rxrdy clear data float data float rd data out (d. b.) rxrdy cs c/ d write data cycle (cpu ? usart) t txrdy clear t dw t wd t aw t wa t aw t wa data stable don't care don't care wr data in (d. b.) txrdy cs c/ d t ww t cr t rr t rd t ar t ra t ar t ra t df data float data out active data float dsr . cts data out (d. b.) rd c/ d cs dtr . rts data in (d. b.) wr c/ d cs t ww t wc t aw t wa t aw t wa data stable don't care don't care t wd t dw
17/26 ? semiconductor msm82c51a-2rs/gs/js transmitter control and flag timing (async mode) data char 1 data char 2 data char 3 data char 4 start bit stop bit wr txen wr sbrk t txempty t txrdy cts txempty txrdy (status bit) txrdy (pin) c/ d wr txd 0 1 2 3 4 5 6 wr data 1 wr data 2 wr data 3 wr data 4 note: the wave-form chart is based on the case of 7-bit data len g th + p arit y bit + 2 sto p bit. transmitter control and flag timing (sync mode) receiver control and flag timing (async mode) data char 1 data char 2 data char 3 break data bit start bit stop bit parity bit rxen err res rxen t rxrdy data char2 lost wr rxen break detect framing error (status bit) overrun error (status bit) rxrdy c/ d wr rd rxdata wr error rd data note: the wave-form chart is based on the case of 7 data bit len g th + p arit y bit + 2 sto p bit. 01234 01234 01234 01234 01234 01234 01234 01234 01 data char1 data char2 sync char1 sync char2 sync char3 data char4 marking state spacing state marking state data char5 sync char etc par par par par par par par par wr commond sbrk wr data char5 cts txempty txrdy (statusbit) txrdy (pin) c/ d wr txd wr data char1 marking state wr data char2 wr data char3 wr data char4 note: the wave-form chart is based on the case of 5 data bit length + parity bit and 2 synchronous charactors.
18/26 ? semiconductor msm82c51a-2rs/gs/js receiver control and flag timing (sync mode) x x x x x x 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 x x x x x x x 0 1 2 3 4 0 1 x 3 4 syndet (pin) (note 1) syndet (sb) overrun error (sb) rxrdy (pin) c/ d wr rd rxd rxc don't care sync char 1 sync char 2 data char 1 data char 2 data char 3 sync char 1 sync char 2 don't care data char 1 data char 2 etc char assy begins exit hunt mode set syndet exit hunt mode set syndet (status bit) set syndet (status bit) char assy begins wr eh rxen rd data char 1 rd status wr err res rd data char 3 rd sync char 1 rd status wr eh o rd status data char2 lost t is t es (note 2) note: par par par par par par par par par par 1. internal synchronization is based on the case of 5 data bit length + parity bit and 2 synchronous charactor. 2. external s y nchronization is based on the case of 5 data bit len g th + p arit y bit. note: 1. half-bit processing for the start bit when the msm82c51a-2 is used in the asynchronous mode, some problems are caused in the processing for the start bit whose length is smaller than the 1-data bit length. (see fig. 1.) 2. parity flag after a break signal is received (see fig. 2.) when the msm82c51a-2 is used in the asynchrous mode, a parity flag may be set when the next normal data is read after a break signal is received. a parity flag is set when the rising edge of the break signal (end of the break signal) is changed between the final data bit and the parity bit, through a rxrdy signal may not be outputted. if this occurs, the parity flag is left set when the next normal dats is received, and the received data seems to be a parity error. smaller than 7-receiver clock length 16 start bit length mode operation the short start bit is ignored. (normal) smaller than 31-receiver clock length 64 8-receiver clock length 16 the short start bit is ignored. (normal) data cannot be received correctly due to a malfunction. 32-receiver clock length 64 data cannot be received correctly due to a malfunction. 9 to 16-receiver clock length 16 the bit is regarded as a start bit. (normal) 33 to 64-receiver clock length 64 the bit is regarded as a start bit. (normal)
19/26 ? semiconductor msm82c51a-2rs/gs/js half-bit processing timing chart for the start bit (fig. 1) st d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 psp std 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 psp rxd rxrdy st st d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 psp rxd rxrdy a rxrdy signal is outputted during data reception due to a malfunction. st st d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 psp rxd rxrdy st: sp: p: d 0 - d 7 : start bit stop bit parity bit data bits st st d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 psp rxd rxrdy normal operation the start bit is shorter than a 1/2 data bit the start bit is a 1/2 data bit (a problem of msm82c51a-2) the start bit is longer than a 1/2 data bit
20/26 ? semiconductor msm82c51a-2rs/gs/js break signal reception timing and parity flag (fig. 2) st d 0 d 7 p sp st d 0 d 7 p sp st d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 p bit pos. rxd rxrdy - a parity flag is set, but, no rxrdysignal is outputted. sp st d 0 d 7 p sp st d 0 d 7 p sp st d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 p bit pos. rxd rxrdy - no parity flag is set. and no rxrdy signal is outputted. st d 0 d 7 p sp st d 0 d 7 p sp st d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 p bit pos. rxd rxrdy - a parity flag is set. and a rxrdy signal is out p utted. sp normal operation bug timing normal operation sp
21/26 ? semiconductor msm82c51a-2rs/gs/js notice on replacing low-speed devices with high-speed devices the conventional low speed devices are replaced by high-speed devices as shown below. when you want to replace your low speed devices with high-speed devices, read the replacement notice given on the next pages. high-speed device (new) low-speed device (old) remarks m80c85ah m80c85a/m80c85a-2 8bit mpu m80c86a-10 m80c86a/m80c86a-2 16bit mpu m80c88a-10 m80c88a/m80c88a-2 8bit mpu m82c84a-2 m82c84a/m82c84a-5 clock generator m81c55-5 m81c55 ram.i/o, timer m82c37b-5 m82c37a/m82c37a-5 dma controller m82c51a-2 m82c51a usart m82c53-2 m82c53-5 timer m82c55a-2 m82c55a-5 ppi
22/26 ? semiconductor msm82c51a-2rs/gs/js differences between msm82c51a and msm82c51a-2 1) manufacturing process these devices use a 3 m si-gate cmos process technology and have the same chip size. 2) function these devices have the same logics except for changes in ac characteristics listed in (3-2). 3) electrical characteristics 3-1) dc characteristics although the output voltage characteristics of these devices are identical, but the measurement conditions of the msm82c51a-2 are more restricted than the msm82c51a. 3-2) ac characteristics as shown above, the msm82c51a-2 satisfies the characteristics of the msm82c51a. parameter symbol msm82c51a msm82c51a-2 rd pulse width 250 ns minimum 130 ns minimum t rr rd rising to data difinition 200 ns maximum 100 ns maximum t rd rd rising to data float 100 ns maximum 75 ns minimum t rf wr pulse width 250 ns minimum 100 ns minimum t ww data setup time for wr rising 150 ns minimum 100 ns minimum t dw data hold time for wr rising 20 ns minimum 0 ns minimum t wd master clock period 250 ns minimum 160 ns minimum t cy clock low time 90 ns minimum 50 ns minimum clock high time 120 ns minimum t cy- 90 ns maximum 70 ns minimum t cy- 50 ns maximum t f t f parameter symbol msm82c51a msm82c51a-2 v ol measurement conditions +2.0 ma +2.5 ma v oh measurement conditions -400 m a -2.5 ma i ol i oh
23/26 ? semiconductor msm82c51a-2rs/gs/js (unit : mm) package dimensions notes for mounting the surface mount type package the sop, qfp, tsop, soj, qfj (plcc), shp and bga are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. therefore, before you perform reflow mounting, contact okis responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). dip28-p-600-2.54 package material lead frame material pin treatment solder plate thickness package weight (g) epoxy resin 42 alloy solder plating 5 m m or more 4.30 typ.
24/26 ? semiconductor msm82c51a-2rs/gs/js (unit : mm) notes for mounting the surface mount type package the sop, qfp, tsop, soj, qfj (plcc), shp and bga are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. therefore, before you perform reflow mounting, contact okis responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). qfj28-p-s450-1.27 package material lead frame material pin treatment solder plate thickness package weight (g) epoxy resin cu alloy solder plating 5 m m or more 1.00 typ. spherical surface
25/26 ? semiconductor msm82c51a-2rs/gs/js (unit : mm) notes for mounting the surface mount type package the sop, qfp, tsop, soj, qfj (plcc), shp and bga are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. therefore, before you perform reflow mounting, contact okis responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). ssop32-p-430-1.00-k package material lead frame material pin treatment solder plate thickness package weight (g) epoxy resin 42 alloy solder plating 5 m m or more 0.60 typ. mirror finish
26/26 ? semiconductor msm82c51a-2rs/gs/js 4) notices on use note the following when replacing devices as the async pin is differently treated between the msm82c84a and the msm82c84a-5/msm82c84a-2: case 1: when only a pullup resistor is externally connected to. the msm82c84a can be replaced by the msm82c84a-2. case 2: when only pulldown resistor is externally connected to. when the pulldown resistor is 8 kiloohms or less, the msm82c84a can be replaced by the msm82c84a-2. when the pulldown resistor is greater than 8 kiloohms, use a pulldown resistor of 8 kiloohms or less. case 3: when an output of the other ic device is connected to the device. the msm82c84a can be replaced by the msm82c84a-2 when the i ol pin of the device to drive the async pin of the msm82c84a-2 has an allowance of 100 m a or more.

▲Up To Search▲

Price & Availability of MSM82C51A-2GS

	To Download MSM82C51A-2GS Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .