View QLUM3316-PQ280C_2885106.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

qlum3316-pt280c device data sheet 1 ? ? QLUM3316-PQ280C device datasheet utopia level 3 master/master bridge 1.0 utopia level 3 (l3) bridge features implements two utopia l3 masters providing a solution to bridge utopia slave devices compliant with atm-forum af-phy-0136.000 (utopia l3) meets 90mhz performance offering up to 1.4gbps cell rate transfers single chip solution for im proved system integration support cell level transfer mode cell and clock rate decoup ling with on chip fifos up to 1.5 kbyte of on chip fifo per data direction integrated management interface and built-in errored cell discard atm cell size programmable via external pins from 16 to 128 bytes optional utopia parity generation/che cking enable/disable via external pin built in jtag port (ieee1149 compliant) simulation model available for sy stem level verification (contact quicklogic for details) solution also available as fl exible soft-ip core, delivered with a full device modelization and verification testbenches
2 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet 2.0 utopia overview the utopia (universal test & operations phy interface for atm) interface is defined by the atm forum to provide a standard inte rface between atm devices and atm phy or sar (segmentation and re-assembly) devices. figure 1: utopia reference model the utopia standard defines a full duplex bus interface with a master/slave paradigm. the slave interface responds to the requests from the master. the master performs phy arbitration and initiates data transf ers to and from the slave device. the atm forum has standardized the utopia le vels 1 (l1) to 3 (l3). each level extends the maximum supported interface speed from oc3, 155mbps (l1) over oc12, 622mbps (l2) to 3.2gbit/s (l3). the following table 1 gives an overview of the main differences in these three levels. utopia level 1 implements an 8-bit interfac e running at up to 25mhz. level 2 adds a 16 bit interface and increases the speed to 50mhz . level 3 extends the interface further by a 32 bit word-size and speeds up to 104mhz pr oviding rates up to 3.2 gbit/s over the interface. table 1: utopia level differences utopia level interface width max. interface speed maximum throughput 1 8-bit 25 mhz 200 mbps (typ. oc3 155 mbps) 2 8-bit, 16-bit 50 mhz 800 mbps (typ. oc12 622 mbps) 3 8-bit, 32-bit 104 mhz 3.2 gbps (typ. oc48 2.5 gbps)
qlum3316-pt280c device data sheet 3 QLUM3316-PQ280C device datasheet in addition to the diffe rences in throughput, utopia level 2 uses a shared bus offering to physically share a single interface bus between one master and up to 31 slave devices (multi-phy or mphy operation). this allows the implementation of aggregation units that multiplex several slave devices to a single ma ster device. the level 2 and level 3 are point- to-point only, whereas level 1 has no notion of multiple slaves. level 3 still has the notion of multiple slaves, but they must be implemen ted in a single physical device connected to the utopia interface. 3.0 utopia master/master bridge application as it is not possible to connect two slave devices together, the master/master bridge provides the necessary interfaces to conv ey between two slave devices as shown in figure 2. figure 2: utopia master bridge the bridge automatically transfer s data as soon as it becomes available from one side to the other. internal asynchronous fifos enable independent clock domains for each interface.
4 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet 4.0 application figure 3: master/master bridge connecting two slave devices data flows from the bridge's rx ports to the corresponding tx ports on the other side of the bridge.
qlum3316-pt280c device data sheet 5 QLUM3316-PQ280C device datasheet 5.0 core pinout bridge core implements all the required utopia signals and provides all the utopia optional signals (indicated by an 'o ' in the following tables). in addition to the utopia interface signals, error indication signals are available for error monitoring or statistics. an e rror indication always shows that a cell has been discarded by the bridge. possible errors are parity or cell-l ength errors on the receive interface of the corresponding utopia interfaces. all utopia interfaces work in the same transfer mode (cell level). to identify the sides of the bridge, the noti on "west" and "east" for the corresponding interfaces will be used. figure 4: utopia level 3 master/master bridge top entity 5.1 signal descriptions table 2: global signal pin mode description reset in active high chip reset
6 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet note: wrx_.. signals are sampled with west receiv e clock (wrxclk). erx_.. signals are sampled with west transmit clock (wtxclk). note: (o) indicates optional signals. table 3: device management interface pin mode description wrx_err out receive error indication on west receive interface. when driven high, indicates that an errored cell (wrong parity or wr ong length) was received from the device connected to the west interface and is discarded. wrx_err_stat(1:0) out receive error status information for west receive interface. when wrx_err is driven, indicates the error status of the discarded cell: ? wrx_err_stat(0) : when set to ?1? indicate s that a cell is discarded because of a parity error. wrx_err_stat(1) : when set to ?1? indicate s that a cell is discarded because it has a wrong length (consecutive assertion of ut_tx_soc on the utopia interface within less than a complete cell time). erx_err(n) out receive error indication on east receive in terface(s). when dr iven high, indicates that an errored cell (wrong parity or wr ong length) was received from the device connected to the east interface side. erx_err_stat(n) (1:0) out receive error status information for east receive interface. when erx_err is driven, indicates the error status of the discarded cell: erx_err_stat(0) : when set to ?1? indicate s that a cell is discarded because of a parity error. erx_err_stat(1) : when set to ?1? indicate s that a cell is discarded because it has a wrong length (consecutive assertion of ut_tx_soc on the utopia interface within less than a complete cell time). table 4: west utopia master transmit interface pin mode description wtxclk in 90mhz transmit byte clock. the core samples all utopia transmit signals on txclk rising edge. wtxdata[15:0] out transmit data bus. wtxprty out transmit data bus parity. standard odd or non-standard even parity can be optionally checked by the connected slave. when the parity check is disabled during t he core configuration, or not used in the design, the pin txprty should be left open. wtxsoc out transmit start of cell. asserted by the mast er to indicate that the current word is the first word of a cell. wtxenb out active low transmit data transfer enable. wtxclav[0] in cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost full (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space to accept one cell. wtxclav[3:1] (0) in extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected during the core configuration, one txclav signal is implemented per phy port. the maximum nu mber of clav signals is limited to four. wtxaddr[4:0] out utopia transmit address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. txaddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode.
qlum3316-pt280c device data sheet 7 QLUM3316-PQ280C device datasheet table 5: west utopia master receive interface pin mode description wrxclk in 90mhz receive byte clock. the core sa mples all utopia rece ive signal s on rxclk rising edge. wrxdata[15:0] in receive data bus. wrxprty(0) in receive data bus parity. standard odd or non standard even parity can be optionally generated by the utopia slave core. when the parity generation is disabled during the core configuration, the pin rxprty can be let unconnected. wrxsoc in receive start of cell. asserted to indicate that the current word is the first word of a cell. wrxenb out active low transmit data transfer enable. wrxclav[0] in cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost empty (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space one cell available in the fifo. wrxclav[3:1] (0) in extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected, one rxclav si gnal is implemented per phy port. the maximum number of clav signals is limited to four. wrxaddn(4:0) out utopia receive address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. txaddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode. table 6: east utopia master transmit interface pin mode description etxclk in 90mhz transmit byte clock. the core samples all utopia transmit signals on txclk rising edge. etxdata[15:0] out transmit data bus. etxprty our transmit data bus parity. standard odd or non-standard even parity can be optionally checked by the connected slave. when the parity check is disabled during t he core configuration, or not used in the design, the pin txprty should be left open. etxsoc out transmit start of cell. asserted by the mast er to indicate that the current word is the first word of a cell. etxenb out active low transmit data transfer enable. etxclav[0] in cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost full (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space to accept one cell. etxclav[3:1] (0) in extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected during the core configuration, one txclav signal is implemented per phy port. the maximum nu mber of clav signals is limited to four. etxaddr[4:0] out utopia transmit address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. txaddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode.
8 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet the configuration pins are not intended for change during operation. they are usually board wired to configure the device for operation. table 7: east utopia master receive interface pin mode description erxclk in 90mhz receive byte clock. the core samples all utopia receive signals on rxclk rising edge. erxdata[15:0] in receive data bus. erxprty (0) in receive data bus parity. standard odd or non standard even parity can be optionally generated by the utopia slave core. when the parity generation is disabled dur ing the core configuration, the pin rxprty can be let unconnected. erxsoc in receive start of cell. asserted to indicate that the current word is the first word of a cell. erxenb out active low transmit data transfer enable. erxclav[0] in cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost empty (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space one cell available in the fifo. rxclav[3:1] (0) in extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected, one rxclav si gnal is implemented per phy port. the maximum number of clav signals is limited to four. erxaddr(4:0) out utopia receive address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. taddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode. table 8: device configuration pins pin mode description prty_en in enable parity checking on the utopia interface. if disabled (tied to 0), the wrx_err_st at(0) signal can be ignored and left open and the rx parity input should be tied to 0. also the tx parity pins can be left open. cellsize[7:0] in define cellsize: sets the size in bytes of a cell. binary value to be set usually by board wiring. the size must be a multiple of 2.
qlum3316-pt280c device data sheet 9 QLUM3316-PQ280C device datasheet 6.0 global signal descriptions the externally provided utopia transmit and receive clocks are connected to global resources to provide low skew and fast chip le vel distribution. in both data directions, the two corresponding utopia interfaces are decoupled by asynchronous fifos. therefore each interface runs completely independently each at its own tx and rx clocks which typically are 104 mhz. the error indications of the two receive interfaces are always sampled within the west clock domains. the errors of the east rx interface is available on the erx_err signal, which is handled using the west clock domain (wtxclk). th e west rx error is directly derived from the west rx block (wrxclk). figure 5: master/master bridge clock distribution
10 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet 7.0 functional description - utopia interface the utopia bridge operates in single phy mode. therefore no a ddress bus and only a single status pin (clav[0]) per direction is used on the interfaces. 7.1 utopia interface sing le phy transmit interface the transmit interface is controlled by the atm layer. the transmit interface has data flowing in the same direction as the atm enable ut_txenb . the atm transmit block generates all outp ut signals on the rising edge of the ut_txclk . transmit data is transferred from the atm la yer to phy layer via the following procedure. the core indicates it ca n accept data using the ut_txclav signal, then the atm layer drives data onto ut_txdat and asserts ut_txenb . when a cell transfer is initiated, the master or the slave cannot pause the transfer by any means. 7.1.1 single cell transfer the slave asserts ut_txclav 1 when it is capable of accepting the transfer of a whole cell. the core asserts ut_txenb (low) to indicates that it dr ives valid data to the slave 2 . together with the first word of a cell, the core device asserts ut_txsoc for one clock cycle 3 . to ensure that the atm layer (core) does not cause transmit overrun, the slave de-asserts ut_txclav when ut_txsoc is de-asserted by the core 4 . to complete the cell transfer, the core de-asserts the utopia enable signal ut_txenb 5 . figure 6: single cell transfer - cell level transfer
qlum3316-pt280c device data sheet 11 QLUM3316-PQ280C device datasheet 7.1.2 back to back cells transfer when, during a cell transfer, the slave is able to receive a subsequent cell, the master can keep ut_txenb asserted between two cells 1 and asserts ut_txsoc , to start a new cell transfer, immediately after the la st word of the previous cell 2 . figure 7: back to back cell transfer 7.2 utopia interface single phy receive interface the receive interface is contro lled by the master interface. the receive interface has data flowing in the opposite direct ion to the master's enable ut_rxenb . receive data is transferred from the slave to the master via the following procedure. the slave indicates it has valid data, then the master asserts ut_rxenb to read this data from the slave. the master indicates valid data (thereby controlling the data flow) via the ut_rxclav signal. when a cell transfer is initiated, the transfer cannot be paused by the master or the slave. 7.2.1 cell level transfer - single cell the slave asserts ut_rxclav when it is ready to send a complete cell to the master 1 . the master interface asserts ut_rxenb to start the cell transfer 2 . the slave samples ut_rxenb and start driving data on the following clock edge 3 . the slave asserts ut_rxsoc together with the cell first word to indicate the start of a cell 4 .
12 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet the master drives ut_txenb high two clock cycles before the expected end of the current cell if the slave has no more cell to transfer 5 . the slave de-asserts ut_rxclav to indicate that no new cell is available 6 together with the start of cell indication. figure 8: single cell transfer 7.2.2 cell level transfer - back to back cells if the master keeps ut_rxenb asserted at the end of a cell transfer 1 and if the slave has a new cell to send, the slave keeps ut_rxclav drives the new cell asserting ut_rxsoc to indicate the start of a new cell 2 . figure 9: back to back cells transfer
qlum3316-pt280c device data sheet 13 QLUM3316-PQ280C device datasheet 8.0 core management and error handling on ingress, the utopia master blocks are designed to handle and report utopia errors such as parity error or wrong cell length. errore d cells are discarded with an error status provided on pins for use by external management facilities. the error handling only applies to the corresponding receive parts of the core (i.e. ingress ports). when an errored cell is received on the utopia interface, the core discards the complete cell and provides a cell discard indication (signal eg_err asserted) 1 together with a cell discard status (signal eg_err_stat(1:0)) 2 . note: eg_err is routed to the correspond ing wrx_err and erx_err respectively (see figure 4). figure 10: cell discard indication the signals are sampled on the corresponding clocks from the west interface: erx_... sampled with wtxclk (west transmit clock) wrx_... sampled with wrxc lk (west receive clock) table 9: error status word bit coding error status bit name description 0 pa r i t y _ err valid when wrx/erx_err is asserted. if set to one indicates that a cell is discarded with a parity error decoded by the core. 1 length_ er valid when wrx/erx_err is asserted. if set to one indicates that a cell is discarded with a cell length error detected on the utopia interface.
14 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet 9.0 complexity and performance summary 9.1 timing parameters definition figure 11: tco timing parameter definition figure 12: tsu timing parameter definition
qlum3316-pt280c device data sheet 15 QLUM3316-PQ280C device datasheet note: timing model "worst" case is used. table 10: 16-bit utopia interface timing characteristics parameter typ max (worst) unit tco 7.0 6.0 ns tsu 2.5 1.8 ns wrxclk 90 mhz wtxclk 90 mhz erxclk 90 mhz etxclk 90 mhz minimum reset time 50 ns
16 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet 10.0 device pinout 10.1 signals overview *: active low signal note: unused pins (data busses) in the following tables are to be handled like "nc". table 11: signals overview table signals description wrxclk, wrxclav, wrxenb*, wrxdat, wrxsoc west utopia receive interface. wtxclk, wtxclav, wtxenb*, wtxdata, wtxsoc west utopia transmit interface. wrx_err, wrx_err_stat west interface error indication (sampled with wrxclk). erxclk, erxclav, erxenb*, erxdata, erxsoc east utopia receive interface. etxclk, etxclav, etxenb*, etxdata, etxsoc east utopia transmit interface. erx_err, erx_err_stat east interface er ror indication (sampl ed with wtxclk). prty_en, cellsize configuration pins to be board wired. cellsize [0] should be tied to gnd. reset active high device reset gnd ground vcc device power 2.5 v clk(x) unused clock inputs should be tied to gnd ioctrl(x) vccio(x) io power 3.3 v inref(x) connect to gnd pllrst(x) connect to gnd or vcc pllout(x) connect to gnd or vcc vccpll(x) gndpll(x) tck, trstb jtag signals. connect to gnd tms, tdi jtag signals. connect to vcc tdo jtag signal. leave open iov nc not connected. should be left open
qlum3316-pt280c device data sheet 17 QLUM3316-PQ280C device datasheet 10.2 pt280 fpbga device diagram figure 13: pt280 bottom view (0.8mm fpbga) west receive error indication east receive error indication device configuration qlum3316 -pt280c
18 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet 10.3 pt280 fpbga pinout table table 12: pt280 fpbga pinout table pin function pin function pin function pin function pin function a1 pllout(3) d1 n/c g19 wtxdat[12] n16 n/c u6 inref(a) a2 gndpll(0) d2 n/c h1 n/c n17 n/c u6 n/c a3 erx_err d3 n/c h2 n/c n18 ioctrl(c) u8 n/c a4 erx_err_stat[0] d4 n/c h3 n/c n19 ioctrl(c) u9 vccio(a) a5 erx_err_stat[1] d5 n/c h4 n/c p1 wtxdat[10] u10 erxclk a6 ioctrl(f) d6 nc (cellsize[0]) h5 vcc p2 wtxdat[11] u11 vccio(b) a7 wtxclav[0] d7 prty_en h15 vcc p3 ioctrl(h) u12 n/c a8 wtxprty d8 reset h16 vcc p4 inref(h) u13 etxdat[13] a9 wtxenb d9 clk(8) h17 wtxdat[13] p5 vcc u14 ioctrl(b) a10 wtxclk d10 wrxclav[0] h18 wtxdat[14] p15 gnd u15 vccio(b) a11 wtxsoc d11 wrxprty h19 wtxdat[15] p16 n/c u16 etxdat[5] a12 wtxdat[0] d12 wrxenb j1 n/c p17 n/c u17 tdo a13 wtxdat[1] d13 inref(e) j2 n/c p18 wrx_err u18 pllrst(2) a14 ioctrl(e) d14 wrxsoc j3 vccio(g) p19 wrx_err_stat[0] u19 etxprty a15 wtxdat[2] d15 wrxdat[0] j4 n/c r1 erxdat[7] v1 pllout(2) a16 wtxdat[3] d16 wrxdat[1] j5 gnd r2 erxdat[8] v2 gndpll(3) a17 wtxdat[4] d17 wrxdat[2] j15 vcc r3 vccio(h) v3 gnd a18 pllrst(1) d18 wrxdat[3] j16 n/c r4 etxdat[9] v4 erxprty a19 gnd d19 wrxdat[4] j17 vccio(d) r5 gnd v5 erxenb b1 pllrst(0) e1 cellsize[3] j18 n/c r6 gnd v6 ioctrl(a) b2 gnd e2 cellsize[2] j19 n/c r7 vcc v7 n/c b3 wtxdat[5] e3 vccio(g) k1 vcc r8 vcc v8 n/c b4 wtxdat[6] e4 cellsize[1] k2 tck r9 gnd v9 n/c b5 wtxdat[7] e5 gnd k3 n/c r10 gnd v10 clk(1) b6 inref(f) e6 vcc k4 n/c r11 vcc v11 clk(4) b7 wtxdat[8] e7 vcc k5 gnd r12 vcc v12 n/c b8 wtxdat[9] e8 vcc k15 gnd r13 vcc v13 etxdat[14] b9 tms e9 vcc k16 n/c r14 vcc v14 inref(b) b10 clk(6) e10 gnd k17 n/c r15 gnd v15 etxdat[9] b11 wtxdat[10] e11 gnd k18 n/c r16 etxdat[3] v16 etxdat[6] b12 wtxdat[11] e12 vcc k19 trstb r17 vccio(c) v17 etxdat[1] b13 ioctrl(e) e13 vcc l1 n/c r18 etxenb v18 gndpll(2) b14 wtxdat[12] e14 gnd l2 n/c r19 wrx_err_stat[1] v19 gnd b15 wtxdat[13] e15 gnd l3 vccio(h) t1 erxdat[2] w1 gnd b16 wtxdat[14] e16 wrxdat[5] l4 n/c t2 erxdat[3] w2 pllrst(3) b17 vccpll(1) e17 vccio(d) l5 vcc t3 erxdat[4] w3 nc b18 gndpll(1) e18 inref(d) l15 gnd t4 erxdat[5] w4 nc b19 pllout(0) e19 ioctrl(d) l16 n/c t5 erxdat[6] w5 nc c1 wtxdat[15] f1 inref(g) l17 vccio(c) t6 ioctrl(a) w6 erxclav[0] c2 vccpll(0) f2 ioctrl(g) l18 n/c t7 n/c w7 etxdat[31] c3 n/c f3 cellsize[5] l19 n/c t8 n/c w8 n/c c4 n/c f4 cellsize[4] m1 n/c t9 n/c w9 tdi c5 vccio(f) f5 gnd m2 n/c t10 n/c w10 etxclk c6 ioctrl(f) f15 vcc m3 n/c t11 clk(3) w11 n/c c7 n/c f16 ioctrl(d) m4 n/c t12 n/c w12 n/c c8 n/c f17 wrxdat[6] m5 vcc t13 etxdat[12] w13 etxdat[15] c9 vccio(f) f18 wrxdat[7] m15 vcc t14 etxdat[13] w14 ioctrl(b) c10 wrxclk f19 wrxdat[8] m16 inref(c) t15 etxdat[8] w15 etxdat[10] c11 vccio(e) g1 n/c m17 n/c t16 etxdat[4] w16 etxdat[7] c12 n/c g2 cellsize[7] m18 n/c t17 vccpll(2) w17 etxdat[2] c13 n/c g3 ioctrl(g) m19 n/c t18 etxsoc w18 etxdat[0] c14 n/c g4 cellsize[6] n1 ioctrl(h) t19 etxclav[0] w19 pllout(1) c15 vccio(e) g5 vcc n2 wtxdat[12] u1 erxsoc c16 n/c g15 vcc n3 wtxdat[13] u2 erxdat[0] c17 n/c g16 wtxdat[9] n4 wtxdat[14] u3 vccpll(3) c18 n/c g17 wtxdat[10] n5 vcc u4 erxdat[1] c19 n/c g18 wtxdat[11] n15 vcc u5 vccio(a)
qlum3316-pt280c device data sheet 19 QLUM3316-PQ280C device datasheet 11.0 references atm forum, utopia level 3, af-phy-0136.000, 1999 12.0 contact quicklogic corp. tel : 408 990 4000 (us) : + 44 1932 57 9011 (europe) : + 49 89 930 86 170 (germany) : + 852 8106 9091 (asia) : + 81 45 470 5525 (japan) e-mail : info@quicklogic.com internet : www.quicklogic.com
20 www.quicklogic.com ? 2001 quicklogic corporation QLUM3316-PQ280C device datasheet

▲Up To Search▲

Price & Availability of QLUM3316-PQ280C

	To Download QLUM3316-PQ280C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .