View QLUS2216-PQ208C_2885107.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

QLUS2216-PQ208C device data sheet 1 ? ? QLUS2216-PQ208C device data sheet utopia level 2 slave bridge 1.0 utopia level 2 (l2) bridge features implements two utopia l2 slaves providing a solution to bridge utopia master devices compliant with atm-forum af-phy-0039.000, june 1995 single phy meets 50mhz performance offering up to 800mbps cell rate transfers single chip solution for im proved system integration support cell level transfer mode cell and clock rate decoup ling with on chip fifos up to 1.5 kbyte of on chip fifo per data direction integrated management interface and built-in errored cell discard atm cell size programmable via external pins from 16 to 128 bytes optional utopia parity generation/che cking enable/disable via external pin built in jtag port (ieee1149 compliant) simulation model available for sy stem level verification (contact quicklogic for details) solution also available as fl exible soft-ip core, delivered with a full device modelization and verification testbenches
2 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet 2.0 utopia overview the utopia (universal test & operations phy interface for atm) interface is defined by the atm forum to provide a standard inte rface between atm devices and atm phy or sar (segmentation and re-assembly) devices. figure 1: utopia reference model the utopia standard defines a full duplex bus interface with a master/slave paradigm. the slave interface responds to the requests from the master. the master performs phy arbitration and initiates data transf ers to and from the slave device. the atm forum has standardized the utopia le vels 1 (l1) to 3 (l3). each level extends the maximum supported interface speed from oc3, 155mbps (l1) over oc12, 622mbps (l2) to 3.2gbit/s (l3). the following table 1 gives an overview of the main differences in these three levels. utopia level 1 implements an 8-bit interfac e running at up to 25mhz. level 2 adds a 16 bit interface and increases the speed to 50mhz . level 3 extends the interface further by a 32 bit word-size and speeds up to 104mhz pr oviding rates up to 3.2 gbit/s over the interface. in addition to the diffe rences in throughput, utopia level 2 uses a shared bus offering to physically share a single interface bus between one master and up to 31 slave devices (multi-phy or mphy operation). this allows the implementation of aggregation units that table 1: utopia level differences utopia level interface width max. interface speed maximum throughput 1 8-bit 25 mhz 200 mbps (typ. oc3 155 mbps) 2 8-bit, 16-bit 50 mhz 800 mbps (typ. oc12 622 mbps) 3 8-bit, 32-bit 104 mhz 3.2 gbps (typ. oc48 2.5 gbps)
QLUS2216-PQ208C device data sheet 3 QLUS2216-PQ208C device data sheet multiplex several slave devices to a single ma ster device. the level 1 and level 3 are point- to-point only, whereas level 1 has no notion of multiple slaves. level 3 still has the notion of multiple slaves, but they must be implemen ted in a single physical device connected to the utopia interface. 3.0 utopia slave/slave bridge application as it is not possible to connect two master devices together, th e slave/slave bridge provides the necessary interfaces to convey between two master devices as shown in figure 2. figure 2: utopia slave bridge the bridge automatically transfer s data as soon as it becomes available from one side to the other. internal asynchronous fifos enable independent clock domains for each interface.
4 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet 4.0 application figure 3: slave/slave bridge connecting two master devices data flows from the bridge's tx ports to the corresponding rx ports on the other side of the bridge.
QLUS2216-PQ208C device data sheet 5 QLUS2216-PQ208C device data sheet 5.0 core pinout on the utopia interfaces, the core implements all the required utopia signals and provides all the utopia optional signals (indicated by an 'o' in the following tables). the optional utopia signals are activated during the core configuration and inactive utopia signals should be left unconnected (outpu ts) or tied to a zero logic le vel (inputs) as specified in the following tables. in addition to the utopia interface signals, error indication signals are available for error monitoring or statistics. an e rror indication always shows that a cell has been discarded by the bridge. possible errors are parity or cell-l ength errors on the receive interface of the corresponding utopia interfaces. all utopia interfaces work in the same tran sfer mode (cell level). a mix is not possible. to identify the sides of the core the noti on "west" and "east" for the corresponding interfaces will be used. figure 4: utopia level 3 slave/slave bridge top entity 5.1 signal descriptions table 2: global signal pin mode description reset in active high chip reset
6 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet note: wtx_.. signals are sampled with west tran smit clock (wtxclk). etx_.. signals are sampled with west receive clock (wrxclk). note: (o) indicates optional signals. table 3: device management interface pin mode description wtx_err out transmit error indication on west interface. when driven high, indicates that an errored cell (wrong parity or wrong length) was received from the device connected to the west interface and is discarded. wtx_err_stat(1:0) out transmit error status information for west interface. when wtx_err is driven, indicates the error status of the discarded cell: ? wtx_err_stat(0) : when set to '1' indica tes that a cell is discarded because of a parity error. wtx_err_stat(1) : when set to '1' indicates that a cell is discarded because it has a wrong length (consecutive assertion of ut_tx_soc on the utopia interface within less than a complete cell time). etx_err out transmit error indication on east interfac e. when driven high, indicates that an errored cell (wrong parity or wrong length) was received from the device connected to the east interface side. etx_err_stat(1:0) out transmit error status information for east receive interface. when etx_err is driven, indicates the error status of the discarded cell: ex_err_stat(0) : when set to '1' indica tes that a cell is discarded because of a parity error. etx_err_stat(1) : when set to '1' indica tes that a cell is discarded because it has a wrong length (consecutive assertion of ut_tx_soc on the utopia interface within less than a complete cell time). table 4: west utopia slave transmit interface pin mode description wtxclk in 50mhz transmit byte clock. the core samples all utopia transmit signals on txclk rising edge. wtxdata[15:0] in transmit data bus. wtxprty in transmit data bus parity. standard odd or non-standard even parity can be optionally checked by the connected slave. when the parity check is disabled during t he core configuration, or not used in the design, the pin txpr ty should be tied to '0'. wtxsoc in transmit start of cell. asserted by the mast er to indicate that the current word is the first word of a cell. wtxenb in active low transmit data transfer enable. wtxclav[0] out cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost full (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space to accept one cell. wtxclav[3:1] (o) out extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected during the core configuration, one txclav signal is implemented per phy port. the maximum number of clav signals is limited to four. wtxaddr[4:0] in utopia transmit address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. txaddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode.
QLUS2216-PQ208C device data sheet 7 QLUS2216-PQ208C device data sheet note: (o) indicates optional signals. table 5: west utopia slave receive interface pin mode description wrxclk in 50mhz receive byte clock. the core sa mples all utopia rece ive signal s on rxclk rising edge. wrxdata[15:0] out receive data bus. wrxprty (o) out receive data bus parity. standard odd or non standard even parity can be optionally generated by the utopia slave core. when the parity generation is disabled during the core configuration, the pin rxprty can be let unconnected. wrxsoc out receive start of cell. asserted to indicate that the current word is the first word of a cell. wrxenb in active low transmit data transfer enable. wrxclav[0] out cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost empty (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space one cell available in the fifo. wrxclav[3:1] (o) out extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected, one rxclav si gnal is implemented per phy port. the maximum number of clav signals is limited to four. wrxaddr(4:0) in utopia receive address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. txaddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode. table 6: east utopia slave transmit interface pin mode description etxclk in 50mhz transmit byte clock. the core samples all utopia transmit signals on txclk rising edge. etxdata[15:0] in transmit data bus. etxprty in transmit data bus parity. standard odd or non-standard even parity can be optionally checked by the connected slave. when the parity check is disabled during t he core configuration, or not used in the design, the pin txprty should be left open. etxsoc in transmit start of cell. asserted by the mast er to indicate that the current word is the first word of a cell. etxenb in active low transmit data transfer enable. etxclav[0] out cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost full (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space to accept one cell. etxclav[3:1] (o) out extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected during the core configuration, one txclav signal is implemented per phy port. the maximum number of clav signals is limited to four. etxaddr[4:0] in utopia transmit address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. txaddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode.
8 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet the configuration pins are not intended for change during operation. they are usually board wired to configure the device for operation. table 7: east utopia slave receive interface pin mode description erxclk in 50mhz receive byte clock. the core samples all utopia receive signals on rxclk rising edge. erxdata[15:0] out receive data bus. erxprty (o) out receive data bus parity. standard odd or non standard even parity can be optionally generated by the utopia slave core. when the parity generation is disabled dur ing the core configuration, the pin rxprty can be let unconnected. erxsoc out receive start of cell. asserted to indicate that the current word is the first word of a cell. erxenb in active low transmit data transfer enable. erxclav[0] out cell buffer available. asserted in octet level transfers to indicate to the master that the fifo is almost empty (active low) or, in cell level transfers, to indicate to the master that the phy port fifo has space one cell available in the fifo. rxclav[3:1] (o) out extra fifo full / cell buffer available. in mphy mode and when direct status indication is selected, one rxclav si gnal is implemented per phy port. the maximum number of clav signals is limited to four. erxaddr(4:0) in utopia receive address. when the core operates in mphy mode, address bus used during polling and slave port selection. bit 4 is the msb. taddr(4:0) becomes optional (and should be left open) when the core does not operate in mphy mode. table 8: device configuration pins pin mode description prty_en in enable parity checking on the utopia interface. if disabled (tied to 0), the wrx_err_st at(0) signal can be ignored and left open and the rx parity input should be tied to 0. also the tx parity pins can be left open. cellsize[7:0] in define cellsize: sets the size in bytes of a cell. binary value to be set usually by board wiring.
QLUS2216-PQ208C device data sheet 9 QLUS2216-PQ208C device data sheet 6.0 global signal distribution the externally provided utopia transmit and receive clocks are connected to global resources to provide low skew and fast chip le vel distribution. in both data directions, the two corresponding utopia interfaces are decoupled by asynchronous fifos. therefore each interface runs completely independently each at its own tx and rx clocks which typically are 50 mhz. the error indications of the two receive interfaces are always sampled within the west clock domains. the errors of the east tx (receiving) interface is available on the etx_err signal, which is handled using the west clock domain (wrxclk). the west tx (receiving) error is directly derived from the west tx block (wtxclk). figure 5: slave/slave bridge clock distribution
10 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet 7.0 functional description ? utopia interface the utopia bridge operates in single phy mode. therefore no a ddress bus and only a single status pin (clav[0]) per direction is used on the interfaces. 7.1 utopia interface sing le phy transmit interface the transmit interface is controlled by the master. the transmit interface has data flowing in the same direction as the atm enable ut_tx_enb . the atm transmit block generates all outp ut signals on the rising edge of the ut_txclk . transmit data is transferred from the master to slave via the following procedure. the slave indicates it can accept data using the ut_txclav signal, then the master drives data onto ut_txdat and asserts ut_txenb . the slave controls the flow of data via the ut_txclav signal. 7.1.1 cell level transfer ? single cell the slave asserts ut_txclav 1 when it is capable of accepting the transfer of a whole cell. the master asserts ut_txenb (low) to indicates that it drives valid data to the slave 2 . together with the first octet of a cell, the master device asserts ut_txsoc for one clock cycle 3 . to ensure that the master does not cause transmit overrun, the slave deasserts ut_txclav at least 4 cycles before the end of a cell if it cannot accept the immediate transfer of the subsequent cell 4 . the master can pause the cell transfer by de-asserting ut_txenb 5 . to complete the transfer to the slave, the master de-asserts ut_tx_enb 6 . figure 6: single cell transfer ? cell level transfer
QLUS2216-PQ208C device data sheet 11 QLUS2216-PQ208C device data sheet 7.1.2 cell level transfer ? back to back cells when, during a cell transfer, the slave is able to receive a subsequent cell, the master can keep ut_txenb asserted between two cells 1 and asserts ut_txsoc , to start a new cell transfer, immediately after the la st octet of the previous cell 2 . figure 7: back to back cell transfer ? cell level transfer 7.2 utopia interface single phy receive interface the receive interface is controlled by the master. the receive interface has data flowing in the opposite direction to the master enable ut_rxenb . receive data is transferred from the slave to master via the following procedure. the slave indicates it has valid data, then the master asserts ut_rxenb to read this data from the slave. the slave indicates valid data (the reby controlling the data flow) via the ut_rxclav signal. 7.2.1 cell level transfer - single cell the slave asserts ut_rx_clav when it is ready to send a complete cell to the master device 1 . the master interface asserts ut_rxenb to start the cell transfer. the slave samples ut_rxenb and starts driving data 2 . the slave asserts ut_rxsoc together with the cell first word to indicate the start of a cell 3 . the master can pause a transfer by de-asserting ut_rxenb 4 . the slave samples high ut_rxenb and stops driving data 5 . to resume the transfer, the master re-asserts ut_rxenb 6 . the slave samples low ut_rxenb and starts driving valid data 7 . the master drives ut_txenb high one before the expected end of the current cell if the slave has no more cell to transfer 8 . the slave de-asserts ut_rxclav to indicate that no new cell is available 9 .
12 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet figure 8: single cell transfer - cell level transfer 7.2.2 cell level transfer - back to back cells if the master keeps ut_rxenb asserted at the end of a cell transfer 1 and if the slave has a new cell to send, the slave keeps ut_rxclav asserted 2 and immediately drives the new cell asserting ut_rxsoc to indicate the start of a new cell 3 . figure 9: back to back cells transfer - cell level transfer note: if the master keeps ut_rxenb asserted at the end of a packet and if the slave does not have a new cell available, the slave de-asserts ut_rxclav and the data of the bus ut_rxdat are invalid.
QLUS2216-PQ208C device data sheet 13 QLUS2216-PQ208C device data sheet 8.0 core management and error handling on egress, the core is designed to handle and report utopia errors su ch as parity error or wrong cell length. errored cells are discarded with an error status indication provided to the user phy application. when an errored cell is received on the utopia interface, the core discards the complete cell and provides a cell discard indication to the user phy application (signal eg_err(n) asserted) 1 together with a cell discard status (signal eg_err_stat(1:0) ) 2 . note: eg_err is routed to the corresponding wtx_err and etx_err respectively (see figure 4). figure 10: cell discard indication the signals are sampled on the corresponding clocks from the west interface: etx_... sampled with wrxclk (west receive clock) wtx_... sampled with wtxclk (west transmit clock) table 9: error status word bit coding error status bit name description 0 parity_err valid when wtx/etx_err is asserted. if set to one indicates that a cell is discarded wi th a parity error decoded by the core. 1 length_err valid when wtx/etx_err is asserted. if set to one indicates that a cell is discarded with a cell length error detected on the utopia interface.
14 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet 9.0 complexity and performance summary 9.1 timing parameters definition figure 11: tco timing parameter definition figure 12: tsu timing parameter definition
QLUS2216-PQ208C device data sheet 15 QLUS2216-PQ208C device data sheet note: timing model "worst" case is used. table 10: 8-bit utopia interface timing characteristics parameter typ max unit tco 10.0 10.0 ns tsu 2.5 2.0 ns wrxclk 50 mhz wtxclk 50 mhz erxclk 50 mhz etxclk 50 mhz minimum reset time 50 ns
16 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet 10.0 device pinout 10.1 signals overview *: active low signal note: unused pins (data busses) in the following tables are to be handled like "nc". table 11: signals overview table signals description wrxclk, wrxclav, wrxenb*,wrxdat, wrxsoc west utopia receive interface wtxclk, wtxclav, wtxenb*, wtxdata, wtxsoc west utopia transmit interface wtx_err, wtx_err_stat west interface error indication (sampled with wtxclk) . erxclk, erxclav, erxenb*, erxdata, erxsoc east utopia receive interface etxclk, etxclav, etxenb*, etxdata, etxsoc east utopia transmit interface etx_err, etx_err_stat east interface er ror indication (sampl ed with wrxclk) prty_en, cellsize configuration pins to be board wired.cellsize [0] should be tied to gnd. reset active high device reset gnd ground vcc device power 2.5 v clk(x) unused clock inputs should be tied to gnd ioctrl(x) vccio(x) io power 3.3 v inref(x) connect to gnd pllrst(x) connect to gnd or vcc pllout(x) connect to gnd or vcc vccpll(x) gndpll(x) tck, trstb jtag signals. connect to gnd tms, tdi jtag signals. connect to vcc tdo jtag signal. leave open iov nc not connected. should be left open
QLUS2216-PQ208C device data sheet 17 QLUS2216-PQ208C device data sheet 10.2 208 pin pqfp (pq208) device diagram figure 13: pq208 top view
18 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet 10.3 208 pin pqfp (pq208) pinout table table 12: 208 pin pqfp (pq208) pinout table pin function pin function pin function pin function 1 pllrst(3) 53 gnd 105 pllrst(1) 157 gnd 2 vccpll(3) 54 vccpll(2) 106 vccpll(1) 158 vccpll(0) 3 gnd 55 pllrst(2) 107 etxclav[0] 159 pllrst(0) 4 gnd 56 vcc 108 gnd 160 gnd 5 wtxclav[0] 57 wrxprty 109 etxprty 161 erxdat[0] 6 wtxprty 58 gnd 110 etxenb 162 vccio(g) 7 wtxenb 59 wrxenb 111 vccio(e) 163 erxdat[1] 8 vccio(a) 60 vccio(c) 112 etxsoc 164 erxdat[2] 9 wtxsoc 61 wrxsoc 113 vcc 165 vcc 10 wtxdat[0] 62 wrxdat[0] 114 etxdat[0] 166 erxdat[3] 11 ioctrl(a) 63 wrxdat[1] 115 etxdat[1] 167 erxdat[4] 12 vcc 64 wrxdat[2] 116 etxdat[2] 168 erxdat[5] 13 inref(a) 65 wrxdat[3] 117 ioctrl(e) 169 ioctrl(g) 14 ioctrl(a) 66 wrxdat[4] 118 inref(e) 170 inref(g) 15 wtxdat[1] 67 ioctrl(c) 119 ioctrl(e) 171 ioctrl(g) 16 wtxdat[2] 68 inref(c) 120 etxdat[3] 172 erxdat[6] 17 wtxdat[3] 69 ioctrl(c) 121 etxdat[4] 173 erxdat[7] 18 wtxdat[4] 70 wrxdat[5] 122 vccio(e) 174 iov 19 vccio(a) 71 wrxdat[6] 123 gnd 175 vcc 20 wtxdat[5] 72 vccio(c) 124 etxdat[5] 176 erxdat[8] 21 gnd 73 wrxdat[7] 125 etxdat[6] 177 vccio(g) 22 wtxdat[6] 74 wrxdat[8] 126 etxdat[7] 178 gnd 23 tdi 75 gnd 127 clk(5) 179 erxdat[9] 24 wtxclk 76 vcc 128 etxclk 180 erxdat[10] 25 clk(1) 77 wrxdat[9] 129 vcc 181 erxdat[11] 26 vcc 78 trstb 130 erxclk 182 vcc 27 wrxclk 79 vcc 131 vcc 183 tck 28 clk(3) 80 wrxdat[10] 132 clk(8) 184 vcc 29 vcc 81 wrxdat[11] 133 tms 185 erxdat[12] 30 clk(4) 82 wrxdat[12] 134 etxdat[8] 186 erxdat[13] 31 wtxdat[7] 83 gnd 135 etxdat[9] 187 erxdat[14] 32 wtxdat[8] 84 vccio(d) 136 etxdat[10] 188 gnd 33 gnd 85 wrxdat[13] 137 gnd 189 vccio(h) 34 vccio(b) 86 vcc 138 vccio(f) 190 erxdat[15] 35 wtxdat[9] 87 wrxdat[14] 139 etxdat[11] 191 cellsize[7] 36 wtxdat[10] 88 wrxdat[15] 140 etxdat[12] 192 ioctrl(h) 37 wtxdat[11] 89 vcc 141 etxdat[13] 193 cellsize[6] 38 wtxdat[12] 90 wtx_err 142 etxdat[14] 194 inref(h) 39 ioctrl(b) 91 wtx_err_stat[0] 143 etxdat[15] 195 vcc 40 inref(b) 92 ioctrl(d) 144 ioctrl(f) 196 ioctrl(h) 41 ioctrl(b) 93 inref(d) 145 inref(f) 197 cellsize[5] 42 wtxdat[13] 94 ioctrl(d) 146 vcc 198 cellsize[4] 43 wtxdat[14] 95 wtx_err_stat[1] 147 ioctrl(f) 199 cellsize[3] 44 vccio(b) 96 etx_err 148 nc 200 cellsize[2] 45 wtxdat[15] 97 etx_err_stat[0] 149 erxclav[0] 201 cellsize[1] 46 vcc 98 vccio(d) 150 vccio(f) 202 cellsize[0] 47 nc 99 etx_err_stat[1] 151 erxprty 203 vccio(h) 48 wrxclav[0] 100 reset 152 erxenb 204 gnd 49 gnd 101 gnd 153 gnd 205 prty_en 50 tdo 102 pllout(0) 154 erxsoc 206 pllout(2) 51 pllout(1) 103 gnd 155 pllout(3) 207 gnd 52 gndpll(2) 104 gndpll(1) 156 gndpll(0) 208 gndpll(3)
QLUS2216-PQ208C device data sheet 19 QLUS2216-PQ208C device data sheet 11.0 references atm forum, utopia level 2, af-phy-0039.000 12.0 contact quicklogic corp. tel : 408 990 4000 (us) : + 44 1932 57 9011 (europe) : + 49 89 930 86 170 (germany) : + 852 8106 9091 (asia) : + 81 45 470 5525 (japan) e-mail : info@quicklogic.com internet : www.quicklogic.com
20 www.quicklogic.com ? 2001 quicklogic corporation QLUS2216-PQ208C de vice data sheet

▲Up To Search▲

Price & Availability of QLUS2216-PQ208C

	To Download QLUS2216-PQ208C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .