Part Number Hot Search : 
SFP87 FR25105 AZ494C ACTR4100 BDX86B 045PB MT2512 B1642
Product Description
Full Text Search
 

To Download SY89809LTCTR Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  sy89809l 3.3v 1:9 high-performance, low-voltage bus clock driver precision edge is a register ed trademark of micrel, inc. micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1 ( 408 ) 944-0800 ? fax + 1 (408) 474-1000 ? http://www.micrel.com december 2009 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690 general description the sy89809l is a high-performance bus clock driver with 9 differential hstl (high-speed transceiver logic) output pairs. the part is designed for use in low-voltage (3.3v/1.8v) applications, which require a large number of outputs to drive precisely aligned, ultra-low skew signals to their destination. the input is multiplexed from either hstl or lvpecl (low-voltage posi tive-emitter-coupled logic) by the clk_sel pin. the output enable (oe) is synchronous so that t he outputs will only be enabled/disabled when they are already in the low state. this avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. the sy89809l features low pin-to-pin skew (50ps max.) and low part-to-part skew (200ps max.)?performance previously unachievable in a standard product having such a high number of outputs. the sy89809l is available in a single space saving package, enabling a lower overall cost solution. datasheets and support documentation can be found on micrel?s web site at: www.micrel.com . logic symbol precision edge ? features ? 3.3v core supply, 1.8v output supply for reduced power ? lvpecl and hstl inputs ? 9 differential hstl (low-voltage swing) output pairs ? hstl outputs drive 50 ? -to-ground with no offset voltage ? 500mhz maximum clock frequency ? low part-to-part skew (200ps max.) ? low pin-to-pin skew (50ps max.) ? available in 32-pin tqfp applications ? high-performance pcs ? workstations ? parallel processor-based systems ? other high-performance computing ? communications level direction signal hstl input hstl_clk, /hstl_clk hstl output q0 ? q8, /q0 ? /q8 lvpecl input lvpecl_clk, /lvpecl_clk lvcmos/lvttl input clk_sel, oe table 1. signal groups oe (1) clk_sel q0 ? q8 /q0 ? /q8 0 0 low high 0 1 low high 1 0 hstl_clk /hstl_clk 1 1 lvpecl_clk /lvpecl_clk table 2. truth table note: 1. the oe (output enable) signal is synchronized with the low level of the hstl_clk and lvpecl_clk signal.
micrel, inc. sy89809l december 2009 2 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690 ordering information (1) part number package type operating range package marking lead finish sy89809ltc t32-1 commercial sy89809ltc sn-pb SY89809LTCTR (2) t32-1 commercial sy89809ltc sn-pb sy89809lth (3) t32-1 commercial sy89809lth with pb-free bar-line indicator nipdau pb-free sy89809lthtr (2, 3) t32-1 commercial sy89809lth with pb-free bar-line indicator nipdau pb-free notes: 1. contact factory for die availability. dice are guaranteed at t a = 25c, dc electricals only. 2. tape and reel. 3. pb-free package is recommended for new designs. pin configuration 32-pin tqfp (t32-1)
micrel, inc. sy89809l december 2009 3 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690 pin description pin number pin name type pin function 2, 3 hstl_clk, /hstl_clk hstl input differential input: this hstl input can be selected by clk_sel. if it is not used, it can be left floating. this pr oduces a low at the output. if driven by an hstl driver, an external 50 ? to ground termination is required at the input. 5, 6 lvpecl_clk, /lvpecl_clk lvpecl input differential input: this lvpec l input can be selected by clk_sel. if it is not used, it can be left floating. this pr oduces a low at the output (internal 75k ? pull-downs). 4 clk_sel lvttl input selected hstl_clk input when low and lvpecl_clk output when high. 11k ? pull-up. 8 oe lvttl input single-ended input: this lvttl input disables and enables the q0-q8 output pairs. it is internally synchronized to prevent glitching of the q0-q8 output pairs. it is internally connected to a 11k ? pull-up resistor and will default to a logic high state if left open. 31, 29, 27, 23, 21, 19, 15, 13, 11 q0 ? q8 hstl output differential clock outputs from hstl_clk when clk_sel = low and lvpecl outputs when clk_sel = h igh. hstl outputs must be terminated with 50 ? to gnd. q0-q8 outputs are stat ic low when oe = low. unused output pairs may be left floating. 30, 28, 26, 22, 20, 18, 14, 12, 10 /q0 ? /q8 hstl output differential clock outputs from hstl_clk when clk_sel = low and lvpecl outputs when clk_sel = h igh. hstl outputs must be terminated with 50 ? to gnd. /q0-/q8 outputs are static high when oe = low. unused output pairs may be left floating. 1 vcci vcc core power core v cc connected to 3.3v supply. bypass with 0.1f in parallel with 0.01f low esr capacitors as close to v cci pin as possible. 9, 16, 17, 24, 25, 32 vcco vcc output power output buffer vcc connected to 1.8v supply. bypass with 0.1f in parallel with 0.01f low esr capacitors as close to v cco pins as possible. all v cco pins should be connected together on the pcb. 7 gnd ground ground.
micrel, inc. sy89809l december 2009 4 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690 absolute maximum ratings (1) supply voltage (v in ) ........................................ ?0.5v to v cci v cc pin potential to ground pin (v cci , v cco ) ............................................ ?0.5v to +4.0v dc output current, output high (i out ) ....................?50ma lead temperature (solde ring, 20sec .)....................... 260c storage temperature (t s ) .........................?65c to +150c operating ratings (2) supply voltage (v cci ) ...................................................... +3.0v to +3.6v (v cco )..................................................... +1.6v to +2.0v ambient temperature (t a ) .............................. 0c to +85c package thermal resistance tqfp ( ja ) ?still-ai r.......................................................50c/w ?500lfpm .....................................................42c/w tqfp ( jc ) .........................................................20c/w dc electrical characteristics t a = 0c to +85c, unless noted. power supply symbol parameter condition min typ max units v cci v cc core 3.0 3.3 3.6 v v cco v cc output 1.6 1.8 2.0 v i cci i cc core 115 140 ma hstl symbol parameter condition min typ max units v oh output high voltage (3) 1.0 1.2 v v ol output low voltage (3) 0.2 0.4 v v ih input high voltage v x +0.1 1.6 v v il input low voltage ?0.3 v x ?0.1 v v x input crossover voltage 0.68 0.9 v i ih input high current +20 ?350 a i il input low current ?500 a lvpecl symbol parameter condition min typ max units v ih input high voltage v cci ?1.165 v cci ?0.880 v v il input low voltage v cci ?1.810 v cci ?1.475 v i ih input high current +150 a i il input low current 0.5 a lvcmos/lvttl symbol parameter condition min typ max units v ih input high voltage 2.0 v v il input low voltage 0.8 v i ih input high current +20 ?250 a i il input low current ?600 a notes: 1. exceeding the absolute maximum rating may damage the device. 2. the device is not guaranteed to function outside its operating rating. 3. outputs loaded with 50 ? to ground.
micrel, inc. sy89809l december 2009 5 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690 ac electrical characteristics (4) t a = 0c to +85c, unless noted. symbol parameter condition min typ max units t pd propagation delay (5) 825 1050 1275 ps f max maximum operating frequency (6) 500 mhz t skew within-device skew (7) 50 ps t skpp part-to-part skew (8) 200 ps t jitter phase noise(rms) 12khz-20mhz @ 500mhz see figure 3 0.241 1 ps v pp minimum input swing (9) lvpecl_clk 600 mv v cmr common mode range (10) lvpecl_clk ?1.5 ?0.4 v t s oe set-up time (11) 1.0 ns t h oe hold time 0.5 ns t r , t f output rise/fall time (20% to 80%) 300 650 ps notes: 4. outputs loaded with 50 ? to ground. airflow 300lfpm. 5. differential propagation delay is defined as the delay from the crossing point of the differential input signals to the cros sing point of the differential output signals. 6. output swing greater than 450mv. 7. the within-device skew is defined as the worst-case differ ence between any two similar delay paths within a single device op erating at the same voltage and temperature. 8. the part-to-part skew is defined as the absolute worst-case difference between any two delay paths on any two devices operat ing at the same voltage and temperature. 9. the v pp (min) is defined as the minimum input differential vo ltage which will cause no increase in the propagation delay. 10. v cmr is defined as the range within which the vih level may vary wi th the device still meeting the propagation delay specification. the numbers in the table are referenced to v cci . the vil level must be such that the peak-to-peak vo ltage is less than 1.0v and greater than or equal to v pp (min). 11. oe set-up time is defined with respect to the rising edge of the clock. oe high-to-low transition ensures outputs remain di sabled during the next clock cycle.
micrel, inc. sy89809l december 2009 6 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690 output waveforms figure 1. 100mhz output waveform figure 2. 300mhz output waveform figure 4. phase noise plot
micrel, inc. sy89809l december 2009 7 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690
micrel, inc. sy89809l december 2009 8 m9999-121409-d hbwhelp@micrel.com or (408) 955-1690 package information 32-pin tqfp (t32-1) micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel +1 (408) 944-0800 fax +1 (408) 474-1000 web http://www.micrel.com the information furnished by micrel in this data sheet is belie ved to be accurate and reliable. however, no responsibility is a ssumed by micrel for its use. micrel reserves the right to change circuitry and specifications at any time without notification to the customer. micrel products are not designed or authori zed for use as components in life support app liances, devices or systems where malfu nction of a product can reasonably be expected to result in pers onal injury. life support devices or system s are devices or systems that (a) are in tended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significan t injury to the user. a purchaser?s use or sale of micrel produc ts for use in life support app liances, devices or systems is a purchaser?s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. ? 2005 micrel, incorporated.


▲Up To Search▲   

 
Price & Availability of SY89809LTCTR

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X