 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| june 2011 doc id 15818 rev 7 1/163 1 stm32f205xx stm32f207xx arm-based 32-bit mcu, 150dmips, up to 1 mb flash/128+4kb ram, usb otg hs/fs, ethernet, 17 tims, 3 adcs, 15 comm. interfaces & camera features core: arm 32-bit co rtex?-m3 cpu with adaptive real-time accelerator (art accelerator?) allowing 0-wait state execution performance from flash memory, frequency up to 120 mhz, memory protection unit, 150 dmips/1.25 dmips/mhz (dhrystone 2.1) memories ? up to 1 mbyte of flash memory ? 512 bytes of otp memory ? up to 128 + 4 kbytes of sram ? flexible static memory controller that supports compact flash, sram, psram, nor and nand memories ? lcd parallel interface, 8080/6800 modes clock, reset and supply management ? from 1.65 to 3.6 v application supply and i/os ? por, pdr, pvd and bor ? 4 to 26 mhz crystal oscillator ? internal 16 mhz factory-trimmed rc (1% accuracy at 25 c) ? 32 khz oscillator for rtc with calibration ? internal 32 khz rc with calibration low power ? sleep, stop and standby modes ?v bat supply for rtc, 20 32 bit backup registers, and optional 4 kb backup sram 3 12-bit, 0.5 s a/d converters ? up to 24 channels ? up to 6 msps in triple interleaved mode 2 12-bit d/a converters general-purpose dma ? 16-stream dma controller with centralized fifos and burst support up to 17 timers ? up to twelve 16-bit and two 32-bit timers, up to 120 mhz, each with up to 4 ic/oc/pwm or pulse counter and quadrature (incremental) encoder input debug mode ? serial wire debug (swd) & jtag interfaces ? cortex-m3 embedded trace macrocell? up to 140 i/o ports with interrupt capability: ? up to 136 fast i/os up to 60 mhz ? up to 138 5 v-tolerant i/os up to 15 communication interfaces ? up to 3 i 2 c interfaces (smbus/pmbus) ? up to 4 usarts and 2 uarts (7.5 mbit/s, iso 7816 interface, lin, irda, modem control) ? up to 3 spis (30 mbit/s), 2 with muxed i 2 s to achieve audio class accuracy via audio pll or external pll ? 2 can interfaces (2.0b active) ? sdio interface advanced connectivity ? usb 2.0 full-speed device/host/otg controller with on-chip phy ? usb 2.0 high-speed/full-speed device/host/otg controller with dedicated dma, on-chip full-speed phy and ulpi ? 10/100 ethernet mac with dedicated dma: supports ieee 1588v2 hardware, mii/rmii 8- to 14-bit parallel ca mera interface: up to 48 mbyte/s crc calculation unit, 96-bit unique id analog true random number generator table 1. device summary reference part number stm32f205xx stm32f205rb, stm32f205rc, stm32f205re, stm32f205rf, stm32f205rg, stm32f205vb, stm32f205vc, stm32f205ve, stm32f205vf stm32f205vg, stm32f205zc, stm32f205ze, stm32f205zf, stm32f205zg stm32f207xx stm32f207ic, stm32f207ie, stm32f207if, stm32f207ig, stm32f 207zc, stm32f207ze, stm32f207zf, stm32f207zg, stm32f207vc, stm32f207ve, stm32f207vf, stm32f207vg lqfp64 (10 10 mm) lqfp100 (14 14 mm) lqfp144 (20 20 mm) lqfp176 (24 24 mm) fbga ufbga176 (10 10 mm) wlcsp64+2 (0.400 mm pitch) fbga www.st.com
contents stm32f205xx, stm32f207xx 2/163 doc id 15818 rev 7 contents 1 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 2.1 full compatibility throughout the family . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2.2 device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.2.1 arm ? cortex?-m3 core with embedded flash and sram . . . . . . . . . 16 2.2.2 memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.2.3 adaptive real-time memory accelerator (art accelerator?) . . . . . . . . 16 2.2.4 embedded flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.2.5 crc (cyclic redundancy check) calculation unit . . . . . . . . . . . . . . . . . . 17 2.2.6 true random number generator (rng) . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.2.7 embedded sram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.2.8 multi-ahb bus matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.2.9 dma . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2.2.10 fsmc (flexible static memory controller) . . . . . . . . . . . . . . . . . . . . . . . . 18 2.2.11 nested vectored interrupt controller (nvic) . . . . . . . . . . . . . . . . . . . . . . 19 2.2.12 external interrupt/event controller (exti) . . . . . . . . . . . . . . . . . . . . . . . 19 2.2.13 clocks and startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.2.14 boot modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 2.2.15 power supply schemes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 2.2.16 power supply supervisor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 2.2.17 voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 2.2.18 real-time clock (rtc), backup sram and backup registers . . . . . . . . 23 2.2.19 low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 2.2.20 v bat operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 2.2.21 timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 2.2.22 basic timers tim6 and tim7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 2.2.23 independent watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2.2.24 window watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2.2.25 systick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2.2.26 i2c bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2.2.27 universal synchronous/asynchronous receiver transmitters (uarts/usarts) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2.2.28 serial peripheral interface (spi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 stm32f205xx, stm32f207xx contents doc id 15818 rev 7 3/163 2.2.29 inter-integrated sound (i 2 s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 2.2.30 sdio . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 2.2.31 ethernet mac interface with dedicated dma and ieee 1588 support . 29 2.2.32 controller area network (can) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 2.2.33 universal serial bus on-the-go full-speed (otg_fs) . . . . . . . . . . . . . . . 30 2.2.34 universal serial bus on-the-go high-speed (otg_hs) . . . . . . . . . . . . . 30 2.2.35 audio pll (plli2s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 2.2.36 digital camera interface (dcmi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 2.2.37 gpios (general-purpose inputs/outputs) . . . . . . . . . . . . . . . . . . . . . . . . 31 2.2.38 adcs (analog-to-digital converters) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 2.2.39 dac (digital-to-analog converter) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 2.2.40 temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 2.2.41 serial wire jtag debug port (swj-dp) . . . . . . . . . . . . . . . . . . . . . . . . . 33 2.2.42 embedded trace macrocell? . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 3 pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 4 memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 5 electrical characteristi cs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.1 parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.1.1 minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.1.2 typical values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.1.3 typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.1.4 loading capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.1.5 pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.1.6 power supply scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 5.1.7 current consumption measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 5.2 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 5.3 operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 5.3.1 general operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 5.3.2 vcap1/vcap2 external capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 5.3.3 operating conditions at power-up / power-down (regulator on) . . . . . . 61 5.3.4 operating conditions at power-up / power-down (regulator off) . . . . . 61 5.3.5 embedded reset and power control block characteristics . . . . . . . . . . . 62 5.3.6 supply current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 5.3.7 wakeup time from low-power mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 contents stm32f205xx, stm32f207xx 4/163 doc id 15818 rev 7 5.3.8 external clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 5.3.9 internal clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 5.3.10 pll characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 5.3.11 pll spread spectrum clock generation (sscg) characteristics . . . . . . 83 5.3.12 memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 5.3.13 emc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 5.3.14 absolute maximum ratings (electrical sensitivity) . . . . . . . . . . . . . . . . . 88 5.3.15 i/o current injection characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 5.3.16 i/o port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 5.3.17 nrst pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 5.3.18 tim timer characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 5.3.19 communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 5.3.20 12-bit adc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 5.3.21 dac electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 5.3.22 temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 5.3.23 v bat monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 5.3.24 embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 5.3.25 fsmc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 5.3.26 camera interface (dcmi) timing specifications . . . . . . . . . . . . . . . . . . 136 5.3.27 sd/sdio mmc card host interface (sdio) characteristics . . . . . . . . . 136 5.3.28 rtc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 6 package characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138 6.1 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138 6.2 thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 7 part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 appendix a application block diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147 a.1 main applications versus package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147 a.2 application example with regulator off . . . . . . . . . . . . . . . . . . . . . . . . . 148 a.3 usb otg full speed (fs) interface solutions . . . . . . . . . . . . . . . . . . . . . 149 a.4 usb otg high speed (hs) interface solutions . . . . . . . . . . . . . . . . . . . . 150 a.5 complete audio player solutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155 stm32f205xx, stm32f207xx list of tables doc id 15818 rev 7 5/163 list of tables table 1. device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table 2. stm32f205xx and stm32f207xx features and peripheral counts . . . . . . . . . . . . . . . . . . 12 table 3. timer feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 4. usart feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 5. stm32f20x pin and ball definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 6. alternate function mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 table 7. voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 table 8. current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 table 9. thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 table 10. general operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 table 11. limitations depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . . . . 59 table 12. operating conditions at power-up / power-down (regulator on) . . . . . . . . . . . . . . . . . . . . 61 table 13. operating conditions at power-up / power-down (regulator off). . . . . . . . . . . . . . . . . . . . 61 table 14. embedded reset and power control block characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 62 table 15. typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator disabled) . . . . . . . . . . . . . . . . . . . . . . . . . . 64 table 16. typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator enabled) or ram . . . . . . . . . . . . . . . . . . . 65 table 17. typical and maximum current consumption in sleep mode . . . . . . . . . . . . . . . . . . . . . . . . 68 table 18. typical and maximum current consumptions in stop mode . . . . . . . . . . . . . . . . . . . . . . . . 70 table 19. typical and maximum current consumptions in standby mode . . . . . . . . . . . . . . . . . . . . . 71 table 20. typical and maximum current consumptions in v bat mode. . . . . . . . . . . . . . . . . . . . . . . . 71 table 21. peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 table 22. low-power mode wakeup timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 table 23. high-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 table 24. low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 table 25. hse 4-26 mhz oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 7 table 26. lse oscillator characteristics (f lse = 32.768 khz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 table 27. hsi oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 table 28. lsi oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 table 29. main pll characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 table 30. plli2s (audio pll) characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 table 31. sscg parameters constraint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 table 32. flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 table 33. flash memory programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 table 34. flash memory programming with v pp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 table 35. flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 table 36. ems characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 table 37. emi characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 table 38. esd absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 table 39. electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 table 40. i/o current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 table 41. i/o static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 table 42. output voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 table 43. i/o ac characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 table 44. nrst pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 table 45. characteristics of timx connected to the apb1 domain . . . . . . . . . . . . . . . . . . . . . . . . . . 95 table 46. characteristics of timx connected to the apb2 domain . . . . . . . . . . . . . . . . . . . . . . . . . . 96 list of tables stm32f205xx, stm32f207xx 6/163 doc id 15818 rev 7 table 47. i 2 c characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 table 48. scl frequency (f pclk1 = 30 mhz.,v dd = 3.3 v) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 table 49. spi characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 table 50. i 2 s characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 table 51. usb otg fs startup time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 table 52. usb otg fs dc electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 table 53. usb otg fs electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 table 54. usb hs dc electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 5 table 55. clock timing parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 table 56. ulpi timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 table 57. ethernet dc electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 table 58. dynamics characteristics: ethernet mac signals for smi. . . . . . . . . . . . . . . . . . . . . . . . . 107 table 59. dynamics characteristics: ethernet mac signals for rmii . . . . . . . . . . . . . . . . . . . . . . . . 107 table 60. dynamics characteristics: ethernet mac signals for mii . . . . . . . . . . . . . . . . . . . . . . . . . 108 table 61. adc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 table 62. adc accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 table 63. dac characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 table 64. ts characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 table 65. v bat monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 table 66. embedded internal reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 table 67. asynchronous non-multiplexed sram/psram/nor read timings . . . . . . . . . . . . . . . . . 118 table 68. asynchronous non-multiplexed sram/psram/nor write timings . . . . . . . . . . . . . . . . . 119 table 69. asynchronous multiplexed psram/nor read timings. . . . . . . . . . . . . . . . . . . . . . . . . . . 120 table 70. asynchronous multiplexed psram/nor write timings . . . . . . . . . . . . . . . . . . . . . . . . . . 121 table 71. synchronous multiplexed nor/psram read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . 123 table 72. synchronous multiplexed psram write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 table 73. synchronous non-multiplexed nor/psram read timings . . . . . . . . . . . . . . . . . . . . . . . . 126 table 74. synchronous non-multiplexed psram write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127 table 75. switching characteristics for pc card/cf read and write cycles . . . . . . . . . . . . . . . . . . . 132 table 76. switching characteristics for nand flash read and write cycles . . . . . . . . . . . . . . . . . . . 135 table 77. dcmi characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136 table 78. sd / mmc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 table 79. rtc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 table 80. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package mechanical data . . . . . . . . . 139 table 81. wlcsp64+2 - 0.400 mm pitch wafer level chip size package mechanical data . . . . . . . 140 table 82. lqpf100 ? 14 x 14 mm 100-pin low-profile quad flat package mechanical data. . . . . . . 141 table 83. lqfp144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data . . . . . . . 142 table 84. lqfp176 - low profile quad flat package 24 24 1.4 mm package mechanical data . 143 table 85. ufbga176+25 - ultra thin fine pitch ball grid array 10 10 0.6 mm mechanical data . 144 table 86. package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 table 87. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 table 88. main applications versus package for stm32f2xxx microcontrollers . . . . . . . . . . . . . . . 147 table 89. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155 stm32f205xx, stm32f207xx list of figures doc id 15818 rev 7 7/163 list of figures figure 1. compatible board design: lqfp144 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 2. compatible board design: lqfp100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 3. compatible board design: lqfp64 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 4. stm32f20x block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 5. multi-ahb matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 6. startup in regulator off: slow v dd slope - power-down reset risen after v cap_1 /v cap_2 stabilization . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 7. startup in regulator off: fast v dd slope - power-down reset risen before v cap_1 /v cap_2 stabilization . . . . . . . . . . . . . . . . . . . . . . 23 figure 8. stm32f20x lqfp64 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 9. stm32f20x wlcsp64+2 ballout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 10. stm32f20x lqfp100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 figure 11. stm32f20x lqfp144 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 figure 12. stm32f20x lqfp176 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 figure 13. stm32f20x ufbga176 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 8 figure 14. memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 figure 15. pin loading conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 figure 16. pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 figure 17. power supply scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 figure 18. current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 figure 19. number of wait states versus f cpu and v dd range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 figure 20. external capacitor c ext . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 figure 21. typical current consumption vs temperature, run mode, code with data processing running from ram, and peripherals on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 figure 22. typical current consumption vs temperature, run mode, code with data processing running from ram, and peripherals off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 figure 23. typical current consumption vs temperature, run mode, code with data processing running from flash, art accelerator off, peripherals on . . . . . . . . . . . . . . . 67 figure 24. typical current consumption vs temperature, run mode, code with data processing running from flash, art accelerator off, peripherals off . . . . . . . . . . . . . . 67 figure 25. typical current consumption vs temperature in sleep mode, peripherals on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 figure 26. typical current consumption vs temperature in sleep mode, peripherals off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 figure 27. typical current consumption vs temperature in stop mode . . . . . . . . . . . . . . . . . . . . . . . . 70 figure 28. high-speed external clock source ac timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 figure 29. low-speed external clock source ac timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 figure 30. typical application with an 8 mhz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 figure 31. typical application with a 32.768 khz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 figure 32. acc hsi versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 figure 33. acc lsi versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 figure 34. pll output clock waveforms in center spread mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 figure 35. pll output clock waveforms in down spread mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 figure 36. i/o ac characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93 figure 37. recommended nrst pin protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 figure 38. i 2 c bus ac waveforms and measurement circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 figure 39. spi timing diagram - slave mode and cpha = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 figure 40. spi timing diagram - slave mode and cpha = 1 (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 list of figures stm32f205xx, stm32f207xx 8/163 doc id 15818 rev 7 figure 41. spi timing diagram - master mode (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 figure 42. i 2 s slave timing diagram (philips protocol) (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 figure 43. i 2 s master timing diag ram (philips protocol) (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 figure 44. usb otg fs timings: definition of data signal rise and fall time . . . . . . . . . . . . . . . . . . . 105 figure 45. ulpi timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 figure 46. ethernet smi timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107 figure 47. ethernet rmii timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107 figure 48. ethernet mii timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108 figure 49. adc accuracy characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 figure 50. typical connection diagram using the adc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 figure 51. power supply and reference decoupling (v ref+ not connected to v dda ). . . . . . . . . . . . . 113 figure 52. power supply and reference decoupling (v ref+ connected to v dda ). . . . . . . . . . . . . . . . 113 figure 53. 12-bit buffered /non-buffered dac . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 figure 54. asynchronous non-multiplexed sram/psram/nor read waveforms . . . . . . . . . . . . . . 118 figure 55. asynchronous non-multiplexed sram/psram/nor write waveforms . . . . . . . . . . . . . . 119 figure 56. asynchronous multiplexed psram/nor read waveforms. . . . . . . . . . . . . . . . . . . . . . . . 120 figure 57. asynchronous multiplexed psram/nor write waveforms . . . . . . . . . . . . . . . . . . . . . . . 121 figure 58. synchronous multiplexed nor/psram read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 figure 59. synchronous multiplexed psram write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124 figure 60. synchronous non-multiplexed nor/psram read timings . . . . . . . . . . . . . . . . . . . . . . . . 126 figure 61. synchronous non-multiplexed psram write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127 figure 62. pc card/compactflash controller waveforms for common memory read access . . . . . . 128 figure 63. pc card/compactflash controller waveforms for common memory write access . . . . . . 129 figure 64. pc card/compactflash controlle r waveforms for attribute memory read access. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 figure 65. pc card/compactflash controlle r waveforms for attribute memory write access. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 figure 66. pc card/compactflash controller waveforms for i/o space read access . . . . . . . . . . . . 131 figure 67. pc card/compactflash controller waveforms for i/o space write access . . . . . . . . . . . . 132 figure 68. nand controller waveforms for read access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134 figure 69. nand controller waveforms for write access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134 figure 70. nand controller waveforms for common memory read access . . . . . . . . . . . . . . . . . . . . 135 figure 71. nand controller waveforms for common memory write access. . . . . . . . . . . . . . . . . . . . 135 figure 72. sdio high-speed mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136 figure 73. sd default mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 figure 74. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package outline . . . . . . . . . . . . . . . . 139 figure 75. recommended footprint (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139 figure 76. wlcsp64+2 - 0.400 mm pitch wafer level chip size package outline . . . . . . . . . . . . . . . 140 figure 77. lqfp100, 14 x 14 mm 100-pin low-profile quad flat package outline . . . . . . . . . . . . . . . 141 figure 78. recommended footprint (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141 figure 79. lqfp144, 20 x 20 mm, 144-pin low-profile quad flat package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142 figure 80. recommended footprint (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142 figure 81. lqfp176 - low profile quad flat package 24 24 1.4 mm, package outline . . . . . . . . 143 figure 82. ufbga176+25 - ultra thin fine pitch ball grid array 10 10 0.6 mm, package outline . 144 figure 83. regulator off/internal reset on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 figure 84. regulator off/ internal reset off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 figure 85. usb otg fs peripheral-only connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149 figure 86. usb otg fs host-only connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149 figure 87. otg fs connection dual-role with internal phy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 figure 88. usb otg hs peripheral-only connection in fs mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 figure 89. usb otg hs host-only connection in fs mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 stm32f205xx, stm32f207xx list of figures doc id 15818 rev 7 9/163 figure 90. otg hs connection dual-role with external phy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 figure 91. complete audio player solution 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 figure 92. complete audio player solution 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 figure 93. audio player solution using pll, plli2s, usb and 1 crystal . . . . . . . . . . . . . . . . . . . . . . 153 figure 94. audio pll (plli2s) providing accurate i2s clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153 figure 95. master clock (mck) used to drive the external audio dac. . . . . . . . . . . . . . . . . . . . . . . . 154 figure 96. master clock (mck) not used to drive the external audio dac. . . . . . . . . . . . . . . . . . . . . 154 introduction stm32f205xx, stm32f207xx 10/163 doc id 15818 rev 7 1 introduction this datasheet provides the description of the stm32f205xx and stm32f207xx lines of microcontrollers. for more details on the whole stmicroelectronics stm32? family, please refer to section 2.1: full compatib ility throughout the family . the stm32f205xx and stm32f207xx datasheet should be read in conjunction with the stm32f20x/stm32f21x reference manual. for information on programming, erasing and protection of the internal flash memory, please refer to the stm32f20x/stm32f21x flash programming manual. the reference and flash programming manuals are both available from the stmicroelectronics website www.st.com . for information on the cortex?-m3 core please refer to the cortex?-m3 technical reference manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/. stm32f205xx, stm32f207xx description doc id 15818 rev 7 11/163 2 description the stm32f205xx and stm32f207xx family is based on the high-performance arm ? cortex?-m3 32-bit risc core operating at a frequency of up to 120 mhz. the family incorporates high-speed embedded memories (flash memory up to 1 mbyte, up to 128 kbytes of system sram), up to 4 kbytes of backup sram, and an extensive range of enhanced i/os and peripherals connected to two apb buses, two ahb buses and a 32-bit multi-ahb bus matrix. the devices also feature an adaptive real-time memory accelerator (art accelerator?) which allows to achieve a performance equivalent to 0 wait state program execution from flash memory at a cpu frequency up to 120 mhz. this performance has been validated using the coremark benchmark. all devices offer three 12-bit adcs, two dacs, a low-power rtc, twelve general-purpose 16-bit timers including two pwm timers for motor control, two general-purpose 32-bit timers. a true number random generator (rng). they also feature standard and advanced communication interfaces. new advanced peripherals include an sdio, an enhanced flexible static memory control (fsmc) interface (for devices offered in packages of 100 pins and more), and a camera interface for cmos sensors. the devices also feature standard peripherals. up to three i 2 cs three spis, two i 2 ss. to achieve audio class accuracy, the i 2 s peripherals can be clocked via a dedicated internal audio pll or via an external pll to allow synchronization. 4 usarts and 2 uarts an usb otg full-speed and a usb otg full-s peed with high-s peed capability (with the ulpi), tw o c a n s an sdio interface ethernet and the camera interface available on stm32f207xx devices only. note: the stm32f205xx and stm32f207xx family operates in the ?40 to +105 c temperature range from a 1.8 v to 3.6 v power supply. the supply voltage can drop to 1.65 v when the device operates in a reduced temperature range. a comprehensive set of power-saving mode allows the design of low-power applications. the stm32f205xx and stm32f207xx family offers devices in four packages ranging from 64 pins to 176 pins. the set of included peripherals changes with the device chosen. these features make the stm32f205xx and stm32f207xx microcontroller family suitable for a wide range of applications: motor drive and application control medical equipment industrial applications: plc, inverters, circuit breakers printers, and scanners alarm systems, video intercom, and hvac home audio appliances figure 4 shows the general block diagram of the device family. stm32f205xx, stm32f207xx description doc id 15818 rev 7 12/163 table 2. stm32f205xx and stm32f207xx features and peripheral counts peripherals stm32f205rx stm32f205vx stm32f205zx stm32f207vx stm32f207zx stm32f207ix flash memory in kbytes 128 256 512 768 1024 128 256 512 768 1024 256 512 768 1024 256 512 768 1024 256 512 768 1024 256 512 768 1024 sram in kbytes system (sram1+sram2) 64 (48+16) 96 (80+16) 128(112+16) 64 (48+16) 96 (80+16) 128 (112+16) 96 (80+16) 128 (112+16) 128 (112+16) backup 4 4 4 4 fsmc memory controller no ye s ethernet no ye s timers general-purpose 10 advanced-control 2 basic 2 random number generator ye s comm. interfaces spi / (i 2 s) 3 (2) i 2 c 3 usart uart 4 2 usb otg fs no 1 usb otg hs 1 can 2 camera interface no ye s gpios 51 82 114 82 114 140 sdio ye s 12-bit adc number of channels 3 16 16 24 16 24 24 12-bit dac number of channels ye s 2 maximum cpu frequency 120 mhz operating voltage 1.8 v to 3.6 v (1) operating temperatures ambient temperatures: ?40 to +85 c /?40 to +105 c junction temperature: ?40 to + 125 c package lqfp64 lqfp64 wlcsp 64+2 lqfp 64 lqfp64 wlcsp 64+2 lqfp100 lqfp144 lqfp100 lqfp144 lqfp/ ufbga 176 ufbga 176 lqfp 176 1. v dd minimum value of 1.65 v is obtained when t he device operates in a r educed temperature range. stm32f205xx, stm32f207xx description doc id 15818 rev 7 13/163 2.1 full compatibility throughout the family the stm32f205xx and stm32f207xx constitute the stm32f20x family whose members are fully pin-to-pin, software and feature compatible, allowing the user to try different memory densities and peripherals for a greater degree of freedom during the development cycle. the stm32f205xx and stm32f 207xx devices maintain a close compatibility with the whole stm32f10xxx family. all functional pins are pin-to-pin compatible. the stm32f205xx and stm32f207xx, however, are not drop-in replacements for the stm32f10xxx devices: the two families do not have the same power scheme, and so their power pins are different. nonetheless, transition from the stm32f10xxx to the stm32f20x family remains simple as only a few pins are impacted. figure 1 compatible board design between the stm32f20x and the stm32f10xxx family. figure 1. compatible board design: lqfp144 1. rfu = reserved for future use. a i b 6 3 3 r e s i s t o r o r s o l d e r i n g b r i d g e p r e s e n t f o r t h e 3 4 - & x x x c o n f i g u r a t i o n n o t p r e s e n t i n t h e 3 4 - & x x x c o n f i g u r a t i o n 6 3 3 4 w o r e s i s t o r s c o n n e c t e d t o 6 3 3 f o r t h e 3 4 - & x x x 6 $ $ 6 3 3 o r . # f o r t h e 3 4 - & x x 6 $ $ o r 6 3 3 f o r f u t u r e p r o d u c t s 6 3 3 6 $ $ 6 3 3 6 3 3 2 & 5 6 3 3 6 $ $ description stm32f205xx, stm32f207xx 14/163 doc id 15818 rev 7 figure 2. compatible board design: lqfp100 figure 3. compatible board design: lqfp64 a i b 6 3 3 6 3 3 6 $ $ 6 3 3 6 3 3 6 3 3 r e s i s t o r o r s o l d e r i n g b r i d g e p r e s e n t f o r t h e 3 4 - & x x x c o n f i g u r a t i o n n o t p r e s e n t i n t h e 3 4 - & x x x c o n f i g u r a t i o n 4 w o r e s i s t o r s c o n n e c t e d t o 2 & 5 6 3 3 6 $ $ 6 $ $ 6 3 3 o r . # f o r t h e 3 4 - & x x 6 $ $ o r 6 3 3 f o r f u t u r e p r o d u c t s 3 1 116 17 3 2 33 4 8 64 49 47 v ss v ss v ss v ss 0 re s i s tor or s oldering b ridge pre s ent for the s tm 3 2f10xxx config u r a tion, not pre s ent in the s tm 3 2f20xxx config u r a tion a i15962 stm32f205xx, stm32f207xx description doc id 15818 rev 7 15/163 2.2 device overview figure 4. stm32f20x block diagram 1. the timers connected to apb2 are clock ed from timxclk up to 120 mhz, while the timers connected to apb1 are clocked from timxclk up to 60 mhz. ' 0 ) / 0 / 2 4 ! ! ( " ! 0 " % 8 4 ) 4 7 + 5 0 ! & 0 ! ; = ' 0 ) / 0 / 2 4 " 0 " ; = 4 ) - 0 7 - c o m p l c h a n n e l s 4 ) - ? # ( ; = . c h a n n e l s 4 ) - ? # ( ; = % 4 2 " + ) . a s ! & 4 ) - 0 7 - ' 0 ) / 0 / 2 4 # 0 # ; = 5 3 ! 2 4 2 8 4 8 # + # 4 3 2 4 3 a s ! & ' 0 ) / 0 / 2 4 $ 0 $ ; = ' 0 ) / 0 / 2 4 % 0 % ; = ' 0 ) / 0 / 2 4 & 0 & ; = ' 0 ) / 0 / 2 4 ' 0 ' ; = 3 0 ) - / 3 ) - ) 3 / 3 # + . 3 3 a s ! & ! 0 " - ( z ! 0 " - ( z a n a l o g i n p u t s c o m m o n t o t h e ! $ # s a n a l o g i n p u t s c o m m o n t o t h e ! $ # 6 $ $ 2 % & ? ! $ # a n a l o g i n p u t s t o ! $ # c h a n n e l s % 4 2 a s ! & c h a n n e l s % 4 2 a s ! & c h a n n e l s % 4 2 a s ! & c h a n n e l s % 4 2 a s ! & 2 8 4 8 # + 5 3 ! 2 4 2 8 4 8 # + 5 3 ! 2 4 2 8 4 8 a s ! & 5 ! 2 4 2 8 4 8 a s ! & 5 ! 2 4 - / 3 ) $ / 5 4 - ) 3 / $ ) . 3 # + # + 3 0 ) ) 3 . 3 3 7 3 - # + a s ! & - / 3 ) $ / 5 4 - ) 3 / $ ) . 3 # + # + 3 0 ) ) 3 . 3 3 7 3 - # + a s ! & 3 # , 3 $ ! 3 - " ! a s ! & ) # 3 - " 5 3 3 # , 3 $ ! 3 - " ! a s ! & ) # 3 - " 5 3 4 8 2 8 b x # ! . 4 8 2 8 b x # ! . $ ! # ? / 5 4 a s ! & $ ! # ? / 5 4 a s ! & ) 4 & 7 7 $ ' + " " + 3 0 2 ! - 2 4 # ? ! & / 3 # ? ) . / 3 # ? ) . / 3 # ? / 5 4 / 3 # ? / 5 4 . 2 3 4 6 $ $ ! 6 3 3 ! 6 # ! 0 6 # ! 0 5 3 ! 2 4 2 8 4 8 # + # 4 3 2 4 3 a s ! & s m c a r d i r $ ! s m c a r d i r $ ! s m c a r d i r $ ! s m c a r d i r $ ! b b b b b b b b # 4 3 2 4 3 a s ! & # 4 3 2 4 3 a s ! & 3 $ ) / - - # $ ; = # - $ # + a s ! & 6 " ! 4 t o 6 $ - ! ! ( " ! 0 " $ - ! 3 # , 3 $ ! 3 - " ! a s ! & ) # 3 - " 5 3 ' 0 ) / 0 / 2 4 ( 0 ( ; = ' 0 ) / 0 / 2 4 ) 0 ) ; = * 4 ! ' 3 7 $ " 5 3 3 " 5 3 ) " 5 3 . 6 ) # % 4 - - 0 5 . * 4 2 3 4 * 4 $ ) * 4 $ / 3 7 $ * 4 $ / 4 2 ! # % 3 7 / 4 2 ! # % # , + 4 2 ! # % $ ; = * 4 # + 3 7 # , + % t h e r n e t - ! # $ - ! - ) ) o r 2 - ) ) a s ! & - $ ) / a s ! & & ) & / 5 3 " $ - ! & ) & / / 4 ' ( 3 $ 0 $ - 5 , 0 ) # + $ $ ) 2 3 4 0 . 8 4 $ - ! 3 t r e a m s & ) & / $ - ! 3 t r e a m s & ) & / ! # # % , # ! # ( % 3 2 ! - + " 3 2 ! - + " # , + . % ; = ! ; = $ ; = / % . 7 % . . " , ; = . , . 2 % ' . 7 ! ) 4 ) / 2 $ 9 # $ . ) / 2 $ ) / 7 2 ) . 4 ; = ) . 4 . . ) ) 3 a s ! & 3 # , 3 $ ! ) . 4 . ) $ 6 " 5 3 3 / & # a m e r a i n t e r f a c e ( 3 9 . # 6 3 9 . # 0 ) 8 # , + $ ; = 5 3 " 0 ( 9 / 4 ' & 3 $ 0 $ - & ) & / & ) & / ! ( " - ( z 0 ( 9 & ) & / 5 3 ! 2 4 - " p s 4 e m p e r a t u r e s e n s o r ! $ # ! $ # ! $ # ) & ) & 6 $ $ ! 6 $ $ ! 0 / 2 0 $ 2 3 u p p l y 6 $ $ ! s u p e r v i s i o n 0 6 $ 2 e s e t ) n t 0 / 2 8 4 ! , / 3 # - ( z 8 4 ! , k ( z ( # , + x - ! . ! ' 4 2 4 # 2 # ( 3 & # , + 2 # , 3 3 t a n d b y ) 7 $ ' 6 " ! 4 6 $ $ ! 6 $ $ ! 7 5 2 e s e t c l o c k c o n t r o l 0 , , 0 # , + x i n t e r f a c e 6 $ $ t o 6 6 3 3 6 o l t a g e r e g u l a t o r 6 t o 6 6 $ $ 0 o w e r m a n a g m t 6 $ $ 2 4 # ? ! & " a c k u p r e g i s t e r 3 # , 3 $ ! ) . 4 . ) $ 6 " 5 3 3 / & ! ( " b u s m a t r i x 3 - ! 0 " - ( z ! ( " - ( z , 3 , 3 c h a n n e l s a s ! & c h a n n e l a s ! & c h a n n e l a s ! & 4 ) - b b b 4 ) - c h a n n e l s a s ! & 4 ) - c h a n n e l a s ! & b b 4 ) - c h a n n e l a s ! & b " / 2 $ ! # $ ! # & l a s h - b y t e 3 2 ! - 0 3 2 ! - . / 2 & l a s h 0 # # a r d ! 4 ! . ! . $ & l a s h % x t e r n a l m e m o r y c o n t r o l l e r & 3 - # 4 ) - 4 ) - 4 ) - 4 ) - 4 ) - 4 ) - 4 ) - 4 ) - a i b c o m p l c h a n n e l s 4 ) - ? # ( ; = . c h a n n e l s 4 ) - ? # ( ; = % 4 2 " + ) . a s ! & & ) & / 2 . ' ! 2 - # o r t e x - - ( z ! 2 4 a c c e l e r a t o r ! 0 " - ( z description stm32f205xx, stm32f207xx 16/163 doc id 15818 rev 7 2.2.1 arm ? cortex?-m3 core with embedded flash and sram the arm cortex-m3 processor is the latest generation of arm processors for embedded systems. it was developed to provide a low-cost platform that meets the needs of mcu implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts. the arm cortex-m3 32-bit risc processor features exceptional code-efficiency, delivering the high-performance expected from an arm core in the memory size usually associated with 8- and 16-bit devices. with its embedded arm core, the stm32f205xx and stm32f207xx family is compatible with all arm tools and software. figure 1 shows the general block diagram of the stm32f20x family. 2.2.2 memory protection unit the memory protection unit (mpu) is used to separate the processing of tasks from the data protection. the mpu can manage up to 8 protection areas that can all be further divided up into 8 subareas. the protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory. the memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. it is usually managed by an rtos (real-time operating system). if a program accesses a memory location that is prohibited by the mpu, the rtos can detect it and take action. in an rtos environment, the kernel can dynamically upd ate the mpu area setting, based on the process to be executed. the mpu is optional and can be bypassed for applications that do not need it. 2.2.3 adaptive real-time memory accelerator (art accelerator?) the art accelerator? is a memory accelera tor which is optimized for stm32 industry- standard arm ? cortex?-m3 processors. it balances the inherent performance advantage of the arm cortex-m3 over flash memory technologies, which normally requires the processor to wait for the flash memory at higher operating frequencies. to release the processor full 150 dmips performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache which increases program execution speed from the 128-bit flash memory. based on coremark benchmark, the performance achieved thanks to the art accelerator is equivalent to 0 wait state program execution from flash memory at a cpu frequency up to 120 mhz. 2.2.4 embedded flash memory the stm32f20x devices embed a 128-bit wide flash memory of 128 kbytes, 256 kbytes, 512 kbytes, 768 kbytes or 1 mbytes available for storing programs and data. the devices also feature 512 bytes of otp memory that can be used to store critical user data such as ethernet mac addresses or cryptographic keys. stm32f205xx, stm32f207xx description doc id 15818 rev 7 17/163 2.2.5 crc (cyclic redundanc y check) calculation unit the crc (cyclic redundancy check) calculation unit is used to get a crc code from a 32-bit data word and a fixed generator polynomial. among other applications, crc-based techniques are used to verify data transmission or storage integrity. in the scope of the en/iec 60335-1 standard, they offer a means of verifying the flash memory integrity. the crc calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location. 2.2.6 true random num ber generator (rng) all stm32f2xxx products embed a true rng that delivers 32-bit random numbers produced by an integrated analog circuit. 2.2.7 embedded sram all stm32f20x products embed up to 128 kbytes of system sram accessed (read/write) at cpu clock speed with 0 wait states, plus 4 kbytes of backup sram. 2.2.8 multi-ahb bus matrix the 32-bit multi-ahb bus matrix interconnects all the masters (cpu, dmas, ethernet, usb hs) and the slaves (flash memory, ram, fsmc, ahb and apb peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously. figure 5. multi-ahb matrix ! 2 - # o r t e x - ' 0 $ - ! ' 0 $ - ! - ! # % t h e r n e t 5 3 " / 4 ' ( 3 " u s m a t r i x 3 3 3 3 3 3 3 3 3 ) # / $ % $ # / $ % ! 2 4 ! # # % , & l a s h m e m o r y 3 2 ! - + b y t e 3 2 ! - + b y t e ! ( " p e r i p h ! ( " p e r i p h & 3 - # 3 t a t i c - e m # t l - - - - - - - ) b u s $ b u s 3 b u s $ - ! ? 0 $ - ! ? - % - $ - ! ? - % - $ - ! ? 0 % 4 ( % 2 . % 4 ? - 5 3 " ? ( 3 ? - a i b ! 0 " ! 0 " description stm32f205xx, stm32f207xx 18/163 doc id 15818 rev 7 2.2.9 dma the flexible 16-stream general-purpose dmas (8 streams for dma1 and 8 streams for dma2) are able to manage memory-to-memory, peripheral-to-memory and memory-to- peripheral transfers. they s hare some centralized fifos fo r apb/ahb peripherals, support burst transfer and are design ed to provide the maximum per ipheral bandwidth (ahb/apb) and performance. the two dma controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. the two dma controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code. each stream is connected to dedicated hardware dma requests, with support for software trigger on each stream. configuration is made by software and transfer sizes between source and destination are independent. the dma can be used with the main peripherals: spi and i 2 s i 2 c usart and uart general-purpose, basic and advanced-control timers timx dac sdio camera interface (dcmi) adc. 2.2.10 fsmc (flexible static memory controller) the fsmc is embedded in the stm32f205xx and stm32f207xx family. it has four chip select outputs supporting the following modes: pc card/compact flash, sram, psram, nor flash and nand flash. functionality overview: write fifo code execution from external memory except for nand flash and pc card the targeted frequency, f clk , is equal to hclk/2, so external access is at 60 mhz when hclk is at 120 mhz and external access is at 30 mhz when hclk is at 60 mhz lcd parallel interface the fsmc can be configured to interface seamlessly with most graphic lcd controllers. it supports the intel 8080 and motorola 6800 modes, and is flexible enough to adapt to specific lcd interfaces. this lcd parallel interface capability makes it easy to build cost- effective graphic applications using lcd modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration. stm32f205xx, stm32f207xx description doc id 15818 rev 7 19/163 2.2.11 nested vectored inte rrupt controller (nvic) the stm32f205xx and stm32f207xx embed a nested vectored interrupt controller able to handle up to 87 maskable interrupt channels (not including the 16 interrupt lines of the cortex?-m3) and 16 priority levels. closely coupled nvic gives low-latency interrupt processing interrupt entry vector table address passed directly to the core closely coupled nvic core interface allows early processing of interrupts processing of late arriving, higher-priority interrupts support tail chaining processor state automatically saved interrupt entry restored on interrupt exit with no instruction overhead this hardware block provides flexible interrupt management features with minimum interrupt latency. 2.2.12 external interr upt/event controller (exti) the external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. a pending register maintains the status of the interrupt requests. the exti can detect an external line with a pulse width shorter than the internal apb2 cloc k period. up to 140 gp ios can be connected to the 16 external interrupt lines. 2.2.13 clocks and startup system clock selection is perf ormed on startup, however, th e 16 mhz internal rc oscillator is selected as the default cpu clock on reset. an external 4-26 mhz clock can be selected, in which case it is monitored for failure. if failure is detected, the system automatically switches back to the internal rc oscillator. a soft ware interrupt is generated if enabled. similarly, full interrupt management of the pll clock entry is available when necessary (for example if an indirectly us ed external oscillator fails). the advanced clock controller clocks the core and all peripherals using a single crystal or oscillator. in particular, the ethernet and usb otg fs peripherals can be clocked by the system clock. several prescalers and plls allow the configuration of the two ahb buses, the high-speed apb (apb2) and the low-speed apb (apb1) domai ns. the maximum frequency of the two ahb buses is 120 mhz and the maximum frequency the high-speed apb domains is 60 mhz. the maximum allowed frequency of the low-speed apb domain is 30 mhz. in order to achieve audio class performance, a specific crystal can be used. in this case, the i 2 s master clock can generate all standard sampling frequencies from 8 khz to 192 khz. description stm32f205xx, stm32f207xx 20/163 doc id 15818 rev 7 2.2.14 boot modes at startup, boot pins are used to select one out of three boot options: boot from user flash boot from system memory boot from embedded sram the boot loader is located in system memory. it is used to reprogram the flash memory by using usart1 (pa9/pa10), usart3 (pc10/pc 11 or pb10/pb11), can2 (pb5/pb13), usb otg fs in device mode (pa11/pa12) through dfu (device firmware upgrade). 2.2.15 power supply schemes v dd = 1.8 to 3.6 v: external power supply for i/os and the internal regulator (when enabled), provided externally through v dd pins. on wlcsp package, v dd ranges from 1.65 to 3.6 v. v ssa , v dda = 1.8 to 3.6 v: external analog power supplies for adc, dac, reset blocks, rcs and pll. v dda and v ssa must be connected to v dd and v ss , respectively. v bat = 1.65 to 3.6 v: power supply for rtc, external clock, 32 khz oscillator and backup registers (through power switch) when v dd is not present. refer to figure 17: power supply scheme for more details. note: v dd /v dda minimum value of 1.65 v is obtained when the device operates in a reduced temperature range. 2.2.16 power supply supervisor the device has an integrated power-on reset (por) / power-down reset (pdr) circuitry coupled with a brownout reset (bor) circuitr y. at power-on, bor is always active, and ensures proper operation starting from 1.8 v. after the 1.8 v bor threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable bor permanently. three bor thresholds are available through option bytes. the device remains in reset mode when v dd is below a specified threshold, v por/pdr or v bor , without the need for an external reset circuit. on devices in wlcsp package, bor can be inactivated by setting irroff to v dd (see section 2.2.17: voltage regulator ). the device also features an embedded programmable voltage detector (pvd) that monitors the v dd /v dda power supply and compares it to the v pvd threshold. an interrupt can be generated when v dd /v dda drops below the v pvd threshold and/or when v dd /v dda is higher than the v pvd threshold. the interrupt service routine can then generate a warning message and/or put the mcu into a safe state. the pvd is enabled by software. stm32f205xx, stm32f207xx description doc id 15818 rev 7 21/163 2.2.17 voltage regulator the regulator has five operating modes: regulator on ? main regulator mode (mr) ? low power regulator (lpr) ? power-down regulator off ? regulator off/internal reset on ? regulator off/internal reset off regulator on the regulator on modes are activated by default on lqfp packages.on wlcsp66 package, they are activated by connecting both regoff and irroff pins to v ss , while only regoff must be connected to v ss on ufbga176 package (irroff is not available). v dd minimum value is 1.8 v (a) . there are three regulator on modes: mr is used in nominal regulation mode (run) lpr is used in stop mode power-down is used in standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and sram are lost). regulator off regulator off/internal reset on on wlcsp66 package, this mode is activated by connecting regoff pin to v dd and irroff pin to v ss . on ufbga176 package, only regoff must be connected to v dd (irroff not available). the regulator off/internal reset on mode allows to supply externally a 1.2 v voltage source through v cap_1 and v cap_2 pins, in addition to v dd . the following conditions must be respected: ?v dd should always be higher than v cap_1 and v cap_2 to avoid current injection between power domains. ? if the time for v cap_1 and v cap_2 to reach 1.08 v is faster than the time for v dd to reach 1.8 v (a) , then pa0 should be connected to the nrst pin (see figure 6 ). a. v dd /v dda minimum value of 1.65 v is obtained when the device operates in a reduced temperature range. description stm32f205xx, stm32f207xx 22/163 doc id 15818 rev 7 otherwise, pa0 should be asserted low externally during por until v dd reaches 1.8 v (see figure 7 ). in this mode, pa0 cannot be used as a gpio pin since it allows to reset the part of the 1.2 v logic which is not reset by the nrst pin, when the internal voltage regulator in off. regulator off/internal reset off on wlcsp66 package, this mode activated by connecting regoff to v ss and irroff to v dd . irroff cannot be activated in conjunction with regoff. this mode is available only on the wlcsp package. it allo ws to supply externally a 1.2 v voltage source through v cap_1 and v cap_2 pins, in addition to v dd . the following conditions must be respected: ?v dd should always be higher than v cap_1 and v cap_2 to avoid current injection between power domains (see figure 6 ). ? pa0 should be kept low to cover both conditions: until v cap_1 and v cap_2 reach 1.08 v, and until v dd reaches 1.65 v. ? nrst should be controlled by an external reset controller to keep the device under reset when v dd is below 1.65 v (see figure 7 ). figure 6. startup in regulator off: slow v dd slope - power-down reset risen after v cap_1 /v cap_2 stabilization 1. this figure is valid both whatever the internal reset mode (on or off). 6 $ $ t i m e 6 i 0 $ 2 6 6 # ! 0 ? 6 # ! 0 ? 6 t i m e 0 ! t i e d t o . 2 3 4 . 2 3 4 stm32f205xx, stm32f207xx description doc id 15818 rev 7 23/163 figure 7. startup in regulator off: fast v dd slope - power-down reset risen before v cap_1 /v cap_2 stabilization 2.2.18 real-time clock (rtc), backup sram and backup registers the backup domain of the stm32f205xx and stm32f207xx includes: the real-time clock (rtc) 4 kbytes of backup sram 20 backup registers the real-time clock (rtc) is an independent bcd timer/counter. dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in bcd (binary-coded decimal) format. correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. the rtc provides a programmable alarm and programmable periodic interrupts with wakeup from stop and standby modes. it is clocked by a 32.768 khz external crystal, resonator or oscillator, the internal low-power rc oscillator or the high -speed external clock divided by 128. the intern al low-speed rc has a typical frequency of 32 khz. the rtc can be calibrated using an external 512 hz output to compensate for any natural quartz deviation. two alarm registers are used to generate an alar m at a specific time and calendar fields can be independently masked for alarm comparison. to generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 s to every 36 hours. a 20-bit prescaler is used for the time base clock. it is by default configured to generate a time base of 1 second from a clock at 32.768 khz. the backup sram size is 4 kbytes and can be enabled by software. when the backup ram is enabled the power consumption in standby or v bat mode is slightly higher (see section 2.2.19: low-power modes ). the backup registers are 32-bit registers used to store 80 bytes of user application data when v dd power is not present. backup registers are not reset by a system, a power reset, or when the device wakes up from the standby mode (see section 2.2.19: low-power modes ). the rtc, backup ram and backup registers are supplied through a switch that takes power from either the v dd supply when present or the v bat pin. 6 $ $ t i m e 6 0 $ 2 6 6 # ! 0 ? 6 # ! 0 ? 6 t i m e 0 ! a s s e r t e d e x t e r n a l l y . 2 3 4 description stm32f205xx, stm32f207xx 24/163 doc id 15818 rev 7 2.2.19 low-power modes the stm32f205xx and stm32f207xx support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources: sleep mode in sleep mode, only the cpu is stopped. all peripherals continue to operate and can wake up the cpu when an interrupt/event occurs. stop mode the stop mode achieves the lowest power consumption while retaining the contents of sram and registers. all clocks in the 1.2 v domain are stopped, the pll, the hsi rc and the hse crystal oscillators are disabled. the voltage regulator can also be put either in normal or in low-power mode. the device can be woken up from the stop mode by any of the exti line. the exti line source can be one of the 16 external lines, the pvd output, the rtc alarm / wakeup / tamper / time stamp events, the usb otg fs/hs wakeup or the ethernet wakeup. standby mode the standby mode is used to achieve the lowest power consumption. the internal voltage regulator is switched off so that the entire 1.2 v domain is powered off. the pll, the hsi rc and the hse crystal oscillators are also switched off. after entering standby mode, the sram and register contents are lost except for registers in the backup domain and the backup sram when selected. the device exits the standby mode when an external reset (nrst pin), an iwdg reset, a rising edge on the wkup pin, or an rtc alarm / wakeup / tamper /time stamp event occurs. note: the rtc, the iwdg, and the corresponding clock sources are not stopped when the device enters the stop or standby mode. 2.2.20 v bat operation the v bat pin allows to power the device v bat domain from an external battery or an external supercapacitor. v bat operation is activated when v dd is not present. note: when the microcontroller is supplied from v bat , external interrupts and rtc alarm/events do not exit it from v bat operation. stm32f205xx, stm32f207xx description doc id 15818 rev 7 25/163 2.2.21 timers and watchdogs the stm32f205xx and stm32f207xx devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers. ta bl e 3 compares the features of the advanced-control, general-purpose and basic timers. advanced-control timers (tim1, tim8) the advanced-control timers (tim1, tim8) can be seen as three-phase pwm generators multiplexed on 6 channels. they have complementary pwm outputs with programmable inserted dead times. they can also be considered as complete general-purpose timers. their 4 independent channels can be used for: input capture output compare pwm generation (edge- or center-aligned modes) one-pulse mode output if configured as standard 16-bit timers, they have the same features as the general-purpose timx timers. if configured as 16-bit pwm generators, they have full modulation capability (0- 100%). table 3. timer feature comparison timer type timer counter resolution counter type prescaler factor dma request generation capture/ compare channels complementary output max interface clock max timer clock advanced- control tim1, tim8 16-bit up, down, up/down any integer between 1 and 65536 ye s 4 ye s 6 0 m h z 120 mhz general purpose tim2, tim5 32-bit up, down, up/down any integer between 1 and 65536 ye s 4 n o 3 0 m h z 60 mhz tim3, tim4 16-bit up, down, up/down any integer between 1 and 65536 ye s 4 n o 3 0 m h z 60 mhz basic tim6, tim7 16-bit up any integer between 1 and 65536 ye s 0 n o 3 0 m h z 60 mhz general purpose tim9 16-bit up any integer between 1 and 65536 no 2 no 60 mhz 120 mhz tim10, tim11 16-bit up any integer between 1 and 65536 no 1 no 60 mhz 120 mhz tim12 16-bit up any integer between 1 and 65536 no 2 no 30 mhz 60 mhz tim13, tim14 16-bit up any integer between 1 and 65536 no 1 no 30 mhz 60 mhz description stm32f205xx, stm32f207xx 26/163 doc id 15818 rev 7 the tim1 and tim8 counters can be frozen in debug mode. many of the advanced-control timer features are shared with those of the standard timx timers which have the same architecture. the advanced-control timer can therefore work together with the timx timers via the timer link feature for synchronization or event chaining. general-purpose timers (timx) there are ten synchronizable general-purpose timers embedded in the stm32f20x devices (see ta b l e 3 for differences). tim2, tim3, tim4, tim5 the stm32f20x include 4 full-featured general-purpose timers. tim2 and tim5 are 32-bit timers, and tim3 and tim4 are 16-bit timers. the tim2 and tim5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. the tim3 and tim4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. they all feature 4 independent channels for input capture/output compare, pwm or one-pulse mode output. this gives up to 16 input capture/output compare/pwms on the largest packages. the tim2, tim3, tim4, tim5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers tim1 and tim8 via the timer link feature for synchr onization or event chaining. the counters of tim2, tim3, tim4, tim5 can be frozen in debug mode. any of these general-purpose timers can be used to generate pwm outputs. tim2, tim3, tim4, tim5 all have independent dma request generation. they are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors. tim10, tim11 and tim9 these timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. tim10 and tim11 feature one independent channel, whereas tim9 has two independent channels for input capture/output compare, pwm or one-pulse mode output. they can be synchronized with the tim2, tim3, tim4, tim5 full-featured general-purpose timers. they can also be used as simple time bases. tim12, tim13 and tim14 these timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. tim13 and tim14 feature one independent channel, whereas tim12 has two independent channels for input capture/output compare, pwm or one-pulse mode output. they can be synchronized with the tim2, tim3, tim4, tim5 full-featured general-purpose timers. they can also be used as simple time bases. 2.2.22 basic time rs tim6 and tim7 these timers are mainly used for dac trigger and waveform generation. they can also be used as a generic 16-bit time base. stm32f205xx, stm32f207xx description doc id 15818 rev 7 27/163 2.2.23 independent watchdog the independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. it is clocked from an independent 32 khz internal rc and as it operates independently from the main clock, it can operate in stop and standby modes. it can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. it is hardware- or software-configurable through the option bytes. the counter can be frozen in debug mode. 2.2.24 window watchdog the window watchdog is based on a 7-bit downc ounter that can be set as free-running. it can be used as a watchdog to reset the device when a problem occurs. it is clocked from the main clock. it has an early warning interrup t capability and the counter can be frozen in debug mode. 2.2.25 systick timer this timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. it features: a 24-bit downcounter autoreload capability maskable system interrupt generation when the counter reaches 0 programmable clock source 2.2.26 i2c bus up to three i2c bus interfaces can operate in multimaster and slave modes. they can support the standard- and fast-modes. they support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). a hardware crc generation/verification is embedded. they can be served by dma and they support smbus 2.0/pmbus. 2.2.27 universal synchronous/ asynchronous receiver transmitters (uarts/usarts) the stm32f205xx and stm32f207xx embed four universal synchronous/asynchronous receiver transmitters (usart1, usart2, usart3 and usart6) and two universal asynchronous receiver transm itters (uart4 and uart5). these six interfaces provide asynchronous communication, irda sir endec support, multiprocessor communication mode, single-wire half-duplex communication mode and have lin master/slave capability. the usar t1 and usart6 interf aces are able to communicate at speeds of up to 7.5 mbit/s. the other available interfaces communicate at up to 3.75 mbit/s. usart1, usart2, usart3 and usart6 also provide hardware management of the cts and rts signals, smart card mode (iso 7816 compliant) and spi-like communication capability. all interfaces can be served by the dma controller. description stm32f205xx, stm32f207xx 28/163 doc id 15818 rev 7 2.2.28 serial perip heral interface (spi) the stm32f20x feature up to three spis in slave and master modes in full-duplex and simplex communication modes. spi1 can communicate at up to 30 mbits/s, spi2 and spi3 can communicate at up to 15 mbit/s. the 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. the hardware crc generation/verification supports basic sd card/mmc modes. all spis can be served by the dma controller. the spi interface can be configured to operate in ti mode for communications in master mode and slave mode. 2.2.29 inter-integrated sound (i 2 s) two standard i 2 s interfaces (multiplexed with spi2 and spi3) are available. they can be operated in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. audio sampling frequencies from 8 khz up to 192 khz are supported. when either or both of the i 2 s interfaces is/are configured in master mode, the master clock can be output to the external dac/codec at 256 times the sampling frequency. table 4. usart feature comparison usart name standard features modem (rts/cts) lin spi master irda smartcard (iso 7816) max. baud rate in mbit/s (oversampling by 16) max. baud rate in mbit/s (oversampling by 8) apb mapping usart1 x x x x x x 1.87 7.5 apb2 (max. 60 mhz) usart2 x x x x x x 1.87 3.75 apb1 (max. 30 mhz) usart3 x x x x x x 1.87 3.75 apb1 (max. 30 mhz) uart4 x - x - x - 1.87 3.75 apb1 (max. 30 mhz) uart5 x - x - x - 3.75 3.75 apb1 (max. 30 mhz) usart6 x x x x x x 3.75 7.5 apb2 (max. 60 mhz) stm32f205xx, stm32f207xx description doc id 15818 rev 7 29/163 2.2.30 sdio an sd/sdio/mmc host interface is availabl e, that supports mu ltimediacard system specification version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit. the interface allows data transfer at up to 48 mhz in 8-bit mode, and is compliant with the sd memory card specification version 2.0. the sdio card specification version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit. the current version supports only one sd/sdio/mmc4.2 card at any one time and a stack of mmc4.1 or previous. in addition to sd/sdio/mmc, this interface is fully compliant with the ce-ata digital protocol rev1.1. 2.2.31 ethernet mac interface with dedicated dma and ieee 1588 support peripheral available only on the stm32f207xx devices. the stm32f207xx devices provid e an ieee-802.3-2002-complia nt media access controller (mac) for ethernet lan communications through an industry-standard medium- independent interface (mii) or a reduced medium-independent interface (rmii). the stm32f207xx requires an external physical interface device (phy) to connect to the physical lan bus (twisted-pair, fiber, etc.). the phy is connected to the stm32f207xx mii port using 17 signals for mii or 9 signals for rmii, and can be clocked using the 25 mhz (mii) or 50 mhz (rmii) output from the stm32f207xx. the stm32f207xx includes the following features: supports 10 and 100 mbit/s rates dedicated dma controller allowing high-speed transfers between the dedicated sram and the descriptors (see the stm32f20x and stm32f21x reference manual for details) tagged mac frame support (vlan support) half-duplex (csma/cd) and full-duplex operation mac control sublayer (control frames) support 32-bit crc generation and removal several address filtering modes for physical and multicast address (multicast and group addresses) 32-bit status code for each transmitted or received frame internal fifos to buffer transmit and receive frames. the transmit fifo and the receive fifo are both 2 kbytes, that is 4 kbytes in total supports hardware ptp (pre cision time protocol) in accordance with ieee 1588 2008 (ptp v2) with the time stamp comparator connected to the tim2 input triggers interrupt when system time becomes greater than target time description stm32f205xx, stm32f207xx 30/163 doc id 15818 rev 7 2.2.32 controller area network (can) the two cans are compliant with the 2.0a and b (active) specifications with a bitrate up to 1 mbit/s. they can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. each can has three transmit mailboxes, two receive fifos with 3 stages and 28 shared scalable filter banks (all of them can be used even if one can is used). the 256 bytes of sram which are allocated for each can are not shared with any other peripheral. 2.2.33 universal se rial bus on-the-go full-speed (otg_fs) the stm32f205xx and stm32f207xx embed an usb otg full-speed device/host/otg peripheral with integrated transceivers. the usb otg fs peripheral is compliant with the usb 2.0 specification and with the otg 1.0 sp ecification. it has software-configurable endpoint setting and supports suspend/resume. the usb otg full-speed controller requires a dedicated 48 mhz clock that is generated by a pll connected to the hse oscillator. the major features are: combined rx and tx fifo size of 320 35 bits with dynamic fifo sizing supports the session request protocol (srp) and host negotiation protocol (hnp) 4 bidirectional endpoints 8 host channels with periodic out support hnp/snp/ip inside (no need for any external resistor) for otg/host modes, a power switch is needed in case bus-powered devices are connected internal fs otg phy support external fs otg phy support through an i 2 c connection 2.2.34 universal se rial bus on-the-go high-speed (otg_hs) the stm32f205xx and stm32f207xx devices embed a usb otg high-speed (up to 480 mb/s) device/host/otg peripheral. the usb otg hs supports both full-speed and high-speed operations. it integrates the transceivers for full-speed operation (12 mb/s) and features a utmi low-pin interface (ulpi) for high-speed operation (480 mb/s). when using the usb otg hs in hs mode, an external ph y device connected to the ulpi is required. the usb otg hs peripheral is compliant with the usb 2.0 sp ecification and with the otg 1.0 specification. it has software-configurable endpoint setting and supports stm32f205xx, stm32f207xx description doc id 15818 rev 7 31/163 suspend/resume. the usb otg full-speed controller requires a dedicated 48 mhz clock that is generated by a pll connected to the hse oscillato r. the major features are: combined rx and tx fifo size of 1024 35 bits with dynamic fifo sizing supports the session request protocol (srp) and host negotiation protocol (hnp) 6 bidirectional endpoints 12 host channels with periodic out support internal fs otg phy support external fs otg phy support through an i 2 c connection external hs or hs otg operation supporting ulpi in sdr mode. the otg phy is connected to the microcontroller ulpi port through 12 signals. it can be clocked using the 60 mhz output. internal usb dma hnp/snp/ip inside (no need for any external resistor) for otg/host modes, a power switch is needed in case bus-powered devices are connected 2.2.35 audio pll (plli2s) the devices feature an additional dedicated pll for audio i 2 s application. it allows to achieve error-free i 2 s sampling clock accuracy without compromising on the cpu performance, while using usb peripherals. the plli2s configuration can be modified to manage an i 2 s sample rate change without disabling the main pll (pll) used for cpu, usb and ethernet interfaces. the audio pll can be programmed with very low error to obtain sampling rates ranging from 8 khz to 192 khz. in addition to the audio pll, a master clock input pin can be used to synchronize the i2s flow with an external pll (or codec output). 2.2.36 digital came ra interface (dcmi) the camera interface is not available in stm32f205xx devices. stm32f207xx products embed a camera interface that can connect with camera modules and cmos sensors through an 8-bit to 14-bit parallel interface, to receive video data. the camera interface can sustain up to 27 mbyte/s at 27 mhz or 48 mbyte/s at 48 mhz. it features: programmable polarity for the input pixel clock and synchronization signals parallel data communication can be 8-, 10-, 12- or 14-bit supports 8-bit progressive video monochrome or raw bayer format, ycbcr 4:2:2 progressive video, rgb 565 progressive video or compressed data (like jpeg) supports continuous mode or snapshot (a single frame) mode capability to automati cally crop the image 2.2.37 gpios (genera l-purpose inputs/outputs) each of the gpio pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (f loating, with or withou t pull-up or pull-down) or as peripheral alternate function. most of the gpio pins are shared with digital or analog description stm32f205xx, stm32f207xx 32/163 doc id 15818 rev 7 alternate functions. all gpios are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission. the i/o alternate function configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the i/os registers. to provide fast i/o handling, the gpios are on the fast ahb1 bus with a clock up to 120 mhz that leads to a maximum i/o toggling speed of 60 mhz. 2.2.38 adcs ( analog-to-digital converters) three 12-bit analog-to-digital converters are embedded and each adc shares up to 16 external channels, performing conversions in the single-shot or scan mode. in scan mode, automatic conversion is performed on a selected group of analog inputs. additional logic functions embedded in the adc interface allow: simultaneous sample and hold interleaved sample and hold the adc can be served by the dma controller. an analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. an interrupt is generated when the converted voltage is outside the programmed thresholds. the events generated by the timers tim1, tim2, tim3, tim4, tim5 and tim8 can be internally connected to the adc start trigger an d injection trigger, res pectively, to allow the application to synchronize a/d conversion and timers. 2.2.39 dac (digital-t o-analog converter) the two 12-bit buffered dac channels can be used to convert two digital signals into two analog voltage signal outputs. the design structure is composed of integrated resistor strings and an amplifier in inverting configuration. this dual digital interface supports the following features: two dac converters: one for each output channel 8-bit or 12-bit monotonic output left or right data alignment in 12-bit mode synchronized update capability noise-wave generation triangular-wave generation dual dac channel independent or simultaneous conversions dma capability for each channel external triggers for conversion input voltage reference v ref+ eight dac trigger inputs are used in the device. the dac channels are triggered through the timer update outputs that are also connected to different dma streams. 2.2.40 temperature sensor the temperature sensor has to generate a voltage that varies linearly with temperature. the conversion range is between 1.8 and 3.6 v. the temperature sensor is internally connected stm32f205xx, stm32f207xx description doc id 15818 rev 7 33/163 to the adc1_in16 input channel which is used to convert the sensor output voltage into a digital value. as the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. if an accurate temperature reading is needed, then an external temperature sensor part should be used. 2.2.41 serial wire jtag debug port (swj-dp) the arm swj-dp interface is embedded, and is a combined jtag and serial wire debug port that enables either a serial wire debug or a jtag probe to be connected to the target. the jtag tms and tck pins are shared with swdio and swclk, respectively, and a specific sequence on the tms pin is used to switch between jtag-dp and sw-dp. 2.2.42 embedded trace macrocell? the arm embedded trace ma crocell provides a greater visib ility of the instruction and data flow inside the cpu core by streaming compressed data at a very high rate from the stm32f20x through a small number of etm pins to an external hardware trace port analyzer (tpa) device. the tpa is connected to a host computer using usb, ethernet, or any other high-speed channel. real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. tpa hardware is commercially available from common development tool vendors. the embedded trace macrocell operates with third party debugger software tools. pinouts and pin description stm32f205xx, stm32f207xx 34/163 doc id 15818 rev 7 3 pinouts and pin description figure 8. stm32f20x lqfp64 pinout figure 9. stm32f20x wlcsp64+2 ballout 1. top view. 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 17 18 19 20 21 22 23 24 29 30 31 32 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 6 " ! 4 0 # / 3 # ? ) . 0 # / 3 # ? / 5 4 . 2 3 4 0 # 0 # 0 # 0 # 6 3 3 ! 6 $ $ ! 0 ! 7 + 5 0 0 ! 0 ! 6 $ $ ? 6 3 3 ? 0 " 0 " " / / 4 0 " 0 " 0 " 0 " 0 " 0 $ 0 # 0 # 0 # 0 ! 0 ! 6 $ $ ? 6 # ! 0 ? 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 # 0 # 0 " 0 " 0 " 0 " 0 ! 6 3 3 ? 6 $ $ ? 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 " 0 " 0 " 0 " 0 " 6 # ! 0 ? 6 $ $ ? , 1 & 0 a i b 0 # 2 4 # ? ! & 0 ( / 3 # ? ) . 0 ( / 3 # ? / 5 4 ! 0 ! 0 ! 0 # 0 " 0 " 0 " 0 " 6 $ $ ? " 0 ! 0 # 0 " 0 " " / / 4 0 " 0 # # 0 ! 6 # ! 0 ? 0 # 0 $ ) 2 2 / & & $ 0 # 0 ! 0 ! 0 # % 0 ! 0 ! & 0 # 0 # ' 0 " 0 # 0 # 0 ! 0 # ( 0 " 0 " 0 " 0 # * 0 " 0 " 6 # ! 0 ? 0 " 0 " 0 ! 0 ! a i b 6 " ! 4 6 3 3 ? 0 # 0 # 6 3 3 ? 6 $ $ ? 6 $ $ ? 0 ! . 2 3 4 0 ( / 3 # ? ) . 6 3 3 ? 6 2 % & 0 # 0 ( / 3 # ? / 5 4 0 # 0 ! 0 ! 2 % ' / & & 0 ! 6 3 3 ? 0 " 0 ! stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 35/163 figure 10. stm32f20x lqfp100 pinout 1. rfu means ?reserved for future use?. this pin can be tied to v dd ,v ss or left unconnected. 0 % 0 % 0 % 0 % 0 % 6 " ! 4 0 # / 3 # ? ) . 0 # / 3 # ? / 5 4 6 3 3 ? 6 $ $ ? 0 ( / 3 # ? ) . . 2 3 4 0 # 0 # 0 # 0 # 6 $ $ ? 6 3 3 ! 6 2 % & 6 $ $ ! 0 ! 7 + 5 0 0 ! 0 ! 6 $ $ ? 6 3 3 ? 6 # ! 0 ? 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 # 0 # 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 " 0 " 0 " 0 " 0 ! 6 3 3 ? 6 $ $ ? 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 " 0 " 0 " 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0 " 0 " 6 # ! 0 ? 6 $ $ ? 2 & 5 6 $ $ ? 0 % 0 % 0 " 0 " " / / 4 0 " 0 " 0 " 0 " 0 " 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 # 0 # 0 # 0 ! 0 ! a i d , 1 & 0 0 # 2 4 # ? ! & 0 ( / 3 # ? / 5 4 pinouts and pin description stm32f205xx, stm32f207xx 36/163 doc id 15818 rev 7 figure 11. stm32f20x lqfp144 pinout 1. rfu means ?reserved for future use?. this pin can be tied to v dd ,v ss or left unconnected. 2 & 5 6 $ $ ? 0 % 0 % 0 " 0 " " / / 4 0 " 0 " 0 " 0 " 0 " 0 ' 6 $ $ ? 6 3 3 ? 0 ' 0 ' 0 ' 0 ' 0 ' 0 ' 0 $ 0 $ 6 $ $ ? 6 3 3 ? 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 # 0 # 0 # 0 ! 0 ! 0 % 6 $ $ ? 0 % 6 3 3 ? 0 % 0 % 0 ! 0 % 0 ! 6 " ! 4 0 ! 0 # 2 4 # ? ! & 0 ! 0 # / 3 # ? ) . 0 ! 0 # / 3 # ? / 5 4 0 ! 0 & 0 # 0 & 0 # 0 & 0 # 0 & 0 # 0 & 6 $ $ ? 0 & 6 3 3 ? 6 3 3 ? 0 ' 6 $ $ ? 0 ' 0 & 0 ' 0 & 0 ' 0 & 0 ' 0 & 0 ' 0 & 0 ' 0 ( / 3 # ? ) . 0 $ 0 ( / 3 # ? / 5 4 0 $ . 2 3 4 6 $ $ ? 0 # 6 3 3 ? 0 # 0 $ 0 # 0 $ 0 # 0 $ 6 3 3 ! 0 $ 6 $ $ ? 0 $ 6 2 % & 0 $ 6 $ $ ! 0 " 0 ! 7 + 5 0 0 " 0 ! 0 " 0 ! 0 " 0 ! 6 3 3 ? 6 $ $ ? 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 " 0 " 0 " 0 & 0 & 6 3 3 ? 6 $ $ ? 0 & 0 & 0 & 0 ' 0 ' 0 % 0 % 0 % 6 3 3 ? 6 $ $ ? 0 % 0 % 0 % 0 % 0 % 0 % 0 " 0 " 6 # ! 0 ? 6 $ $ ? , 1 & 0 a i d 6 # ! 0 ? stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 37/163 figure 12. stm32f20x lqfp176 pinout 1. rfu means ?reserved for future use?. this pin can be tied to v dd ,v ss or left unconnected. 2 & 5 6 $ $ ? 0 % 0 % 0 " 0 " " / / 4 0 " 0 " 0 " 0 " 0 " 0 ' 6 $ $ ? 6 3 3 ? 0 ' 0 ' 0 ' 0 ' 0 ' 0 ' 0 $ 0 $ 6 $ $ ? 6 3 3 ? 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 # 0 # 0 # 0 ) 0 ) 0 % 6 $ $ ? 0 % 6 3 3 ? 0 % 0 % 0 ! 0 % 0 ! 6 " ! 4 0 ! 0 ) 2 4 # ? ! & 0 ! 0 # / 3 # ? ) . 0 ! 0 # / 3 # ? / 5 4 0 ! 0 & 0 # 0 & 0 # 0 & 0 # 0 & 0 # 0 & 6 $ $ ? 0 & 6 3 3 ? 6 3 3 ? 0 ' 6 $ $ ? 0 ' 0 & 0 ' 0 & 0 ' 0 & 0 ' 0 & 0 ' 0 & 0 ' 0 ( / 3 # ? ) . 0 $ 0 ( / 3 # ? / 5 4 0 $ . 2 3 4 6 $ $ ? 0 # 6 3 3 ? 0 # 0 $ 0 # 0 $ 0 # 0 $ 6 3 3 ! 0 $ 6 $ $ ? 0 $ 6 2 % & 0 $ 6 $ $ ! 0 " 0 ! 7 + 5 0 0 " 0 ! 0 " 0 ! 0 " 0 ! 6 3 3 ? 6 $ $ ? 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 " 0 " 0 " 0 & 0 & 6 3 3 ? 6 $ $ ? 0 & 0 & 0 & 0 ' 0 ' 0 % 0 % 0 % 6 3 3 ? 6 $ $ ? 0 % 0 % 0 % 0 % 0 % 0 % 0 " 0 " 6 # ! 0 ? 6 $ $ ? , 1 & 0 a i d 6 # ! 0 ? 0 ) 0 ! 0 ! 6 $ $ ? 6 3 3 ? 0 ) 0 ) 0 ) 0 ( 0 ( 0 ( 0 ( 0 ( 0 ( 0 ( 0 ( 0 ) 0 ) 0 ( 0 ( 0 ( 6 $ $ ? 6 3 3 ? 0 ( 0 # 2 4 # ? ! & 0 ) 0 ) 0 ) 6 3 3 ? 6 $ $ ? 0 ( 0 ( pinouts and pin description stm32f205xx, stm32f207xx 38/163 doc id 15818 rev 7 figure 13. stm32f20x ufbga176 ballout 1. rfu means ?reserved for future use?. this pin can be tied to v dd ,v ss or left unconnected. 2. top view. 1 2 3 9 10 11 12 13 14 15 a pe3 pe2 pe1 pe0 pb8 pb5 pg14 pg13 pb4 pb3 pd7 pc12 pa15 pa14 pa13 b pe4 pe5 pe6 pb9 pb7 pb6 pg15 pg12 pg11 pg10 pd6 pd0 pc11 pc10 pa12 cvbatpi7pi6pi5 rfu vdd_3 vdd_11 vdd_10 vdd_15 pg9 pd5 pd1 pi3 pi2 pa11 d pc13- tamp1 pi8- tamp2 pi9 pi4 boot0 vss_11 vss_10 vss_15 pd4 pd3 pd2 ph15 pi1 pa10 e pc14- osc32_in pf0 pi10 pi11 ph13 ph14 pi0 pa9 f pc15- osc32_out vss_13 vdd_13 ph2 vss vss vss vss vss vss_2 vcap2 pc9 pa8 g ph0- osc_in vss_5 vdd_5 ph3 vss vss vss vss vss vss_9 vdd_2 pc8 pc7 h ph1- osc_out pf2 pf1 ph4 vss vss vss vss vss vss_14 vdd_9 pg8 pc6 j nrst pf3 pf4 ph5 vss vss vss vss vss vdd_14 vdd_8 pg7 pg6 k pf7 pf6 pf5 vdd_4 vss vss vss vss vss ph12 pg5 pg4 pg3 l pf10 pf9 pf8 regoff ph11 ph10 pd15 pg2 m vssa pc0 pc1 pc2 pc3 pb2 pg1 vss_6 vss_7 vcap1 ph6 ph8 ph9 pd14 pd13 nvref-pa1 pa0- wkup pa4 pc4 pf13 pg0 vdd_6 vdd_7 vdd_1 pe13 ph7 pd12 pd11 pd10 p vref+ pa2 pa6 pa5 pc5 pf12 pf15 pe8 pe9 pe11 pe14 pb12 pb13 pd9 pd8 r vdda pa3 pa7 pb1 pb0 pf11 pf14 pe7 pe10 pe12 pe15 pb10 pb11 pb14 pb15 a i b vss 4 35678 table 5. stm32f20x pin and ball definitions pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 - - 1 1 1 a2 pe2 i/o ft pe2 traceclk/ fsmc_a23 / eth_mii_txd3 - - 2 2 2 a1 pe3 i/o ft pe3 traced0/fsmc_a19 - - 3 3 3 b1 pe4 i/o ft pe4 traced1/fsmc_a20 / dcmi_d4 - - 4 4 4 b2 pe5 i/o ft pe5 traced2 / fsmc_a21 / tim9_ch1 / dcmi_d6 - - 5 5 5 b3 pe6 i/o ft pe6 traced3 / fsmc_a22 / tim9_ch2 / dcmi_d7 1a96 6 6 c1 v bat sv bat ----7d2 pi8 (4) i/o ft pi8 (5) rtc_af2 2b87 7 8 d1 pc13 (4) i/o ft pc13 (5) rtc_af1 stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 39/163 3 b9 8 8 9 e1 pc14 (4) -osc32_in (6) i/o ft pc14 (5) osc32_in 4c99 910f1 pc15 (4) - osc32_out (6) i/o ft pc15 (5) osc32_out - - - - 11 d3 pi9 i/o ft pi9 can1_rx - - - - 12 e3 pi10 i/o ft pi10 eth_mii_rx_er - - - - 13 e4 pi11 i/o ft pi11 otg_hs_ulpi_dir ----14f2 v ss_13 sv ss_13 ----15f3 v dd_13 sv dd_13 - - - 10 16 e2 pf0 i/o ft pf0 fsmc_a0 / i2c2_sda - - - 11 17 h3 pf1 i/o ft pf1 fsmc_a1 / i2c2_scl - - - 12 18 h2 pf2 i/o ft pf2 fsmc_a2 / i2c2_smba ---1319j2 pf3 (6) i/o ft pf3 fsmc_a3 adc3_in9 ---1420j3 pf4 (6) i/o ft pf4 fsmc_a4 adc3_in14 ---1521k3 pf5 (6) i/o ft pf5 fsmc_a5 adc3_in15 -h9101622g2 v ss_5 sv ss_5 - - 11 17 23 g3 v dd_5 sv dd_5 ---1824k2 pf6 (6) i/o ft pf6 tim10_ch1 / fsmc_niord adc3_in4 ---1925k1 pf7 (6) i/o ft pf7 tim11_ch1/fsmc_nreg adc3_in5 ---2026l3 pf8 (6) i/o ft pf8 tim13_ch1 / fsmc_niowr adc3_in6 ---2127l2 pf9 (6) i/o ft pf9 tim14_ch1 / fsmc_cd adc3_in7 ---2228l1 pf10 (6) i/o ft pf10 fsmc_intr adc3_in8 5e9122329g1 ph0 (6) -osc_in i/o ft ph0 osc_in 6f9132430h1 ph1 (6) -osc_out i/o ft ph1 osc_out 7 e8 14 25 31 j1 nrst i/o nrst 8g9152632m2 pc0 (6) i/o ft pc0 otg_hs_ulpi_stp adc123_ in10 9f8162733m3 pc1 (6) i/o ft pc1 eth_mdc adc123_ in11 10 d7 17 28 34 m4 pc2 (6) i/o ft pc2 spi2_miso / otg_hs_ulpi_dir / eth_mii_txd2 adc123_ in12 table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 pinouts and pin description stm32f205xx, stm32f207xx 40/163 doc id 15818 rev 7 11 g8 18 29 35 m5 pc3 (6) i/o ft pc3 spi2_mosi / i2s2_sd / otg_hs_ulpi_nxt / eth_mii_tx_clk adc123_ in13 - - 19 30 36 - v dd_12 sv dd_12 12 - 20 31 37 m1 v ssa sv ssa -----n1 v ref- sv ref- -f7213238p1 v ref+ sv ref+ 13 - 22 33 39 r1 v dda sv dda 14 e7 23 34 40 n3 pa0 (7) -wkup (6) i/o ft pa0-wkup usart2_cts/ uart4_tx/ eth_mii_crs / tim2_ch1_etr/ tim5_ch1 / tim8_etr adc123_in0/ wkup 15 h8 24 35 41 n2 pa1 (6) i/o ft pa1 usart2_rts / uart4_rx/ eth_rmii_ref_clk / eth_mii_rx_clk / tim5_ch2 / tim2_ch2 adc123_in1 16 j9 25 36 42 p2 pa2 (6) i/o ft pa2 usart2_tx/tim5_ch3 / tim9_ch1 / tim2_ch3 / eth_mdio adc123_in2 - - - - 43 f4 ph2 i/o ft ph2 eth_mii_crs - - - - 44 g4 ph3 i/o ft ph3 eth_mii_col - - - - 45 h4 ph4 i/o ft ph4 i2c2_scl / otg_hs_ulpi_nxt - - - - 46 j4 ph5 i/o ft ph5 i2c2_sda 17 g7 26 37 47 r2 pa3 (6) i/o ft pa3 usart2_rx/tim5_ch4 / tim9_ch2 / tim2_ch4 / otg_hs_ulpi_d0 / eth_mii_col adc123_in3 18 f1 27 38 48 - v ss_4 sv ss_4 h7 l4 regoff i/o regoff 19 e1 28 39 49 k4 v dd_4 sv dd_4 20 j8 29 40 50 n4 pa4 (6) i/o tt pa4 spi1_nss / spi3_nss / usart2_ck / dcmi_hsync / otg_hs_sof/ i2s3_ws adc12_in4 /dac1_out table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 41/163 21 h6 30 41 51 p4 pa5 (6) i/o tt pa5 spi1_sck/ otg_hs_ulpi_ck / / tim2_ch1_etr/ tim8_chin adc12_in5 /dac2_out 22 h5 31 42 52 p3 pa6 (6) i/o ft pa6 spi1_miso / tim8_bkin/tim13_ch1 / dcmi_pixclk / tim3_ch1 / tim1_bkin adc12_in6 23 j7 32 43 53 r3 pa7 (6) i/o ft pa7 spi1_mosi/ tim8_ch1n / tim14_ch1 tim3_ch2/ eth_mii_rx_dv / tim1_ch1n / rmii_crs_dv adc12_in7 24 h4 33 44 54 n5 pc4 (6) i/o ft pc4 eth_rmii_rx_d0 / eth_mii_rx_d0 adc12_in14 25 g3 34 45 55 p5 pc5 (6) i/o ft pc5 eth_rmii_rx_d1 / eth_mii_rx_d1 adc12_in15 26 j6 35 46 56 r5 pb0 (6) i/o ft pb0 tim3_ch3 / tim8_ch2n/ otg_hs_ulpi_d1/ eth_mii_rxd2 / tim1_ch2n adc12_in8 27 j5 36 47 57 r4 pb1 (6) i/o ft pb1 tim3_ch4 / tim8_ch3n/ otg_hs_ulpi_d2/ eth_mii_rxd3 / otg_hs_intn / tim1_ch3n adc12_in9 28 j4 37 48 58 m6 pb2 i/o ft pb2-boot1 - - - 49 59 r6 pf11 i/o ft pf11 dcmi_12 - - - 50 60 p6 pf12 i/o ft pf12 fsmc_a6 ---5161m8 v ss_6 sv ss_6 ---5262n8 v dd_6 sv dd_6 - - - 53 63 n6 pf13 i/o ft pf13 fsmc_a7 - - - 54 64 r7 pf14 i/o ft pf14 fsmc_a8 - - - 55 65 p7 pf15 i/o ft pf15 fsmc_a9 - - - 56 66 n7 pg0 i/o ft pg0 fsmc_a10 - - - 57 67 m7 pg1 i/o ft pg1 fsmc_a11 - - 38 58 68 r8 pe7 i/o ft pe7 fsmc_d4/tim1_etr - - 39 59 69 p8 pe8 i/o ft pe8 fsmc_d5/tim1_ch1n table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 pinouts and pin description stm32f205xx, stm32f207xx 42/163 doc id 15818 rev 7 - - 40 60 70 p9 pe9 i/o ft pe9 fsmc_d6/tim1_ch1 ---6171m9 v ss_7 sv ss_7 ---6272n9 v dd_7 sv dd_7 - - 41 63 73 r9 pe10 i/o ft pe10 fsmc_d7/tim1_ch2n - - 42 64 74 p10 pe11 i/o ft pe11 fsmc_d8/tim1_ch2 - - 43 65 75 r10 pe12 i/o ft pe12 fsmc_d9/tim1_ch3n - - 44 66 76 n11 pe13 i/o ft pe13 fsmc_d10/tim1_ch3 - - 45 67 77 p11 pe14 i/o ft pe14 fsmc_d11/tim1_ch4 - - 46 68 78 r11 pe15 i/o ft pe15 fsmc_d12/tim1_bkin 29 h3 47 69 79 r12 pb10 i/o ft pb10 spi2_sck/ i2s2_sck/ i2c2_scl / usart3_tx / otg_hs_ulpi_d3 / eth_mii_rx_er / otg_hs_scl / tim2_ch3 30 j2 48 70 80 r13 pb11 i/o ft pb11 i2c2_sda/usart3_rx/ otg_hs_ulpi_d4 / eth_rmii_tx_en/ eth_mii_tx_en / otg_hs_sda / tim2_ch4 31 j3 49 71 81 m10 v cap_1 sv cap_1 32 - 50 72 82 n10 v dd_1 sv dd_1 - - - - 83 m11 ph6 i/o ft ph6 i2c2_smba / tim12_ch1 / eth_mii_rxd2 - - - - 84 n12 ph7 i/o ft ph7 i2c3_scl / eth_mii_rxd3 - - - - 85 m12 ph8 i/o ft ph8 i2c3_sda / dcmi_hsync - - - - 86 m13 ph9 i/o ft ph9 i2c3_smba / tim12_ch2/ dcmi_d0 - - - - 87 l13 ph10 i/o ft ph10 tim5_ch1_etr / dcmi_d1 - - - - 88 l12 ph11 i/o ft ph11 tim5_ch2 / dcmi_d2 - - - - 89 k12 ph12 i/o ft ph12 tim5_ch3 / dcmi_d3 ----90h12 v ss_14 sv ss_14 ----91j12 v dd_14 sv dd_14 table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 43/163 33 j1 51 73 92 p12 pb12 i/o ft pb12 spi2_nss/i2s2_ws/ i2c2_smba/ usart3_ck/ tim1_bkin / can2_rx / otg_hs_ulpi_d5/ eth_rmii_txd0 / eth_mii_txd0/ otg_hs_id 34 h2 52 74 93 p13 pb13 i/o ft pb13 spi2_sck / i2s2_sck / usart3_cts/ tim1_ch1n /can2_tx / otg_hs_ulpi_d6 / eth_rmii_txd1 / eth_mii_txd1 otg_hs_ vbus 35 h1 53 75 94 r14 pb14 i/o ft pb14 spi2_miso/ tim1_ch2n / tim12_ch1 / otg_hs_dm usart3_rts/ tim8_ch2n 36 g1 54 76 95 r15 pb15 i/o ft pb15 spi2_mosi / i2s2_sd / tim1_ch3n / tim8_ch3n / tim12_ch2 / otg_hs_dp / rtc_50hz - - 55 77 96 p15 pd8 i/o ft pd8 fsmc_d13 / usart3_tx - - 56 78 97 p14 pd9 i/o ft pd9 fsmc_d14 / usart3_rx - - 57 79 98 n15 pd10 i/o ft pd10 fsmc_d15 / usart3_ck - - 58 80 99 n14 pd11 i/o ft pd11 fsmc_a16/usart3_cts - - 59 81 100 n13 pd12 i/o ft pd12 fsmc_a17/tim4_ch1 / usart3_rts - - 60 82 101 m15 pd13 i/o ft pd13 fsmc_a18/tim4_ch2 ---83102- v ss_8 sv ss_8 ---84103j13 v dd_8 sv dd_8 - - 61 85 104 m14 pd14 i/o ft pd14 fsmc_d0/tim4_ch3 - - 62 86 105 l14 pd15 i/o ft pd15 fsmc_d1/tim4_ch4 - - - 87 106 l15 pg2 i/o ft pg2 fsmc_a12 - - - 88 107 k15 pg3 i/o ft pg3 fsmc_a13 - - - 89 108 k14 pg4 i/o ft pg4 fsmc_a14 - - - 90 109 k13 pg5 i/o ft pg5 fsmc_a15 - - - 91 110 j15 pg6 i/o ft pg6 fsmc_int2 table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 pinouts and pin description stm32f205xx, stm32f207xx 44/163 doc id 15818 rev 7 - - - 92 111 j14 pg7 i/o ft pg7 fsmc_int3 /usart6_ck - - - 93 112 h14 pg8 i/o ft pg8 usart6_rts / eth_pps_out ---94113g12 v ss_9 sv ss_9 ---95114h13 v dd_9 sv dd_9 37 g2 63 96 115 h15 pc6 i/o ft pc6 spi2_mck / tim8_ch1/sdio_d6 / usart6_tx / dcmi_d0/tim3_ch1 38 f2 64 97 116 g15 pc7 i/o ft pc7 spi3_mck / tim8_ch2/sdio_d7 / usart6_rx / dcmi_d1/tim3_ch2 39 f3 65 98 117 g14 pc8 i/o ft pc8 tim8_ch3/sdio_d0 /tim3_ch3/ usart6_ck / dcmi_d2 40 d1 66 99 118 f14 pc9 i/o ft pc9 i2s2_ckin/ i2s3_ckin/ mco2 / tim8_ch4/sdio_d1 / /i2c3_sda / dcmi_d3 / tim3_ch4 41 e2 67 100 119 f15 pa8 i/o ft pa8 mco1 / usart1_ck/ tim1_ch1/ i2c3_scl/ otg_fs_sof 42 e3 68 101 120 e15 pa9 i/o ft pa9 usart1_tx/ tim1_ch2 / i2c3_smba / dcmi_d0 otg_fs_ vbus 43 d3 69 102 121 d15 pa10 i/o ft pa10 usart1_rx/ tim1_ch3/ otg_fs_id/dcmi_d1 44 d2 70 103 122 c15 pa11 i/o ft pa11 usart1_cts / can1_rx / tim1_ch4 / otg_fs_dm 45 c1 71 104 123 b15 pa12 i/o ft pa12 usart1_rts / can1_tx/ tim1_etr/ otg_fs_dp 46 b2 72 105 124 a15 pa13 i/o ft jtms- swdio jtms-swdio 47 c2 73 106 125 f13 v cap_2 sv cap_2 - b1 74 107 126 f12 v ss_2 sv ss_2 48 a8 75 108 127 g13 v dd_2 sv dd_2 - - - - 128 e12 ph13 i/o ft ph13 tim8_ch1n / can1_tx - - - - 129 e13 ph14 i/o ft ph14 tim8_ch2n / dcmi_d4 table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 45/163 - - - - 130 d13 ph15 i/o ft ph15 tim8_ch3n / dcmi_d11 - - - - 131 e14 pi0 i/o ft pi0 tim5_ch4 / spi2_nss / i2s2_ws / dcmi_d13 - - - - 132 d14 pi1 i/o ft pi1 spi2_sck / i2s2_sck / dcmi_d8 - - - - 133 c14 pi2 i/o ft pi2 tim8_ch4 /spi2_miso / dcmi_d9 - - - - 134 c13 pi3 i/o ft pi3 tim8_etr / spi2_mosi / i2s2_sd / dcmi_d10 ----135d9 v ss_15 sv ss_15 ----136c9 v dd_15 sv dd_15 49 a1 76 109 137 a14 pa14 i/o ft jtck- swclk jtck-swclk 50 a2 77 110 138 a13 pa15 i/o ft jtdi jtdi/ spi3_nss/ i2s3_ws/tim2_ch1_etr / spi1_nss 51 b3 78 111 139 b14 pc10 i/o ft pc10 spi3_sck / i2s3_sck / uart4_tx / sdio_d2 / dcmi_d8 / usart3_tx 52 c3 79 112 140 b13 pc11 i/o ft pc11 uart4_rx/ spi3_miso / sdio_d3 / dcmi_d4/usart3_rx 53 a3 80 113 141 a12 pc12 i/o ft pc12 uart5_tx/sdio_ck / dcmi_d9 / spi3_mosi / i2s3_sd / usart3_ck - - 81 114 142 b12 pd0 i/o ft pd0 fsmc_d2/can1_rx - - 82 115 143 c12 pd1 i/o ft pd1 fsmc_d3 / can1_tx 54 c7 83 116 144 d12 pd2 i/o ft pd2 tim3_etr/uart5_rx sdio_cmd / dcmi_d11 - - 84 117 145 d11 pd3 i/o ft pd3 fsmc_clk/usart2_cts - - 85 118 146 d10 pd4 i/o ft pd4 fsmc_noe/usart2_rts - - 86 119 147 c11 pd5 i/o ft pd5 fsmc_nwe/usart2_tx - - - 120 148 d8 v ss_10 sv ss_10 - - - 121 149 c8 v dd_10 sv dd_10 - - 87 122 150 b11 pd6 i/o ft pd6 fsmc_nwait/usart2_r x table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 pinouts and pin description stm32f205xx, stm32f207xx 46/163 doc id 15818 rev 7 - - 88 123 151 a11 pd7 i/o ft pd7 usart2_ck/fsmc_ne1/f smc_nce2 - - - 124 152 c10 pg9 i/o ft pg9 usart6_rx / fsmc_ne2/fsmc_nce3 - - - 125 153 b10 pg10 i/o ft pg10 fsmc_nce4_1/ fsmc_ne3 - - - 126 154 b9 pg11 i/o ft pg11 fsmc_nce4_2 / eth_mii_tx_en - - - 127 155 b8 pg12 i/o ft pg12 fsmc_ne4 / usart6_rts - - - 128 156 a8 pg13 i/o ft pg13 fsmc_a24 / usart6_cts /eth_mii_txd0/eth_rmii _txd0 - - - 129 157 a7 pg14 i/o ft pg14 fsmc_a25 / usart6_tx /eth_mii_txd1/eth_rmii _txd1 - - - 130 158 d7 v ss_11 sv ss_11 - - - 131 159 c7 v dd_11 sv dd_11 - - - 132 160 b7 pg15 i/o ft pg15 usart6_cts / dcmi_d13 55 a4 89 133 161 a10 pb3 i/o ft jtdo/ traceswo jtdo/ traceswo/ spi3_sck / i2s3_sck / tim2_ch2 / spi1_sck 56 b4 90 134 162 a9 pb4 i/o ft njtrst njtrst/ spi3_miso / tim3_ch1 / spi1_miso 57 a5 91 135 163 a6 pb5 i/o ft pb5 i2c1_smba/ can2_rx / otg_hs_ulpi_d7 / eth_pps_out/tim3_ch2 / spi1_mosi/ spi3_mosi / dcmi_d10 / i2s3_sd 58 b5 92 136 164 b6 pb6 i/o ft pb6 i2c1_scl/ tim4_ch1 / can2_tx /otg_fs_intn / dcmi_d5/usart1_tx 59 a6 93 137 165 b5 pb7 i/o ft pb7 i2c1_sda / fsmc_nl (8) / dcmi_vsync / usart1_rx/ tim4_ch2 60 b6 94 138 166 d6 boot0 i boot0 v pp table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 47/163 61 b7 95 139 167 a5 pb8 i/o ft pb8 tim4_ch3/sdio_d4/ tim10_ch1 / dcmi_d6 / otg_fs_scl/ eth_mii_txd3 / i2c1_scl/ can1_rx 62 a7 96 140 168 b4 pb9 i/o ft pb9 spi2_nss/ i2s2_ws / tim4_ch4/ tim11_ch1/ otg_fs_sda/ sdio_d5 / dcmi_d7 / i2c1_sda / can1_tx - - 97 141 169 a4 pe0 i/o ft pe0 tim4_etr / fsmc_nbl0 / dcmi_d2 - - 98 142 170 a3 pe1 i/o ft pe1 fsmc_nbl1 / dcmi_d3 -----d5 v ss sv ss 63 d8 - - - - v ss_3 sv ss_3 - - 99 143 171 c6 rfu (9) 64 d9 100 144 172 c5 v dd_3 sv dd_3 - - - - 173 d4 pi4 i/o ft pi4 tim8_bkin / dcmi_d5 - - - - 174 c4 pi5 i/o ft pi5 tim8_ch1 / dcmi_vsync - - - - 175 c3 pi6 i/o ft pi6 tim8_ch2 / dcmi_d6 - - - - 176 c2 pi7 i/o ft pi7 tim8_ch3 / dcmi_d7 - c8 - - - - irroff i/o irroff 1. i = input, o = output, s = supply, hiz = high impedance. 2. ft = 5 v tolerant; tt = 3.6 v tolerant. 3. function availability depends on the chosen device. 4. pc13, pc14, pc15 and pi8 are supplied through the power switch. since the switch only sinks a limited amount of current (3 ma), the use of gpios pc13 to pc15 and pi8 in output mode is limited: the speed should not exceed 2 mhz with a maximum load of 30 pf and these i/os must not be us ed as a current source (e.g. to drive an led). 5. main function after the first backup domain power-up. later on, it depends on the contents of the rtc registers even after reset (because these registers are not rese t by the main reset). for details on how to manage these i/os, refer to the rtc register description sections in the stm32f20x and stm32f21x reference m anual, available from t he stmicroelectronics website: www.st.com. 6. ft = 5 v tolerant except when in analog mode or oscillator mode (for pc 14, pc15, ph0 and ph1). 7. if the device is delivered in an ufbga176 package and if the regoff pin is set to v dd (regulator off), then pa0 is used as an internal reset (active low). 8. fsmc_nl pin is also named fsmc_nadv on memory devices. 9. rfu means ?reserved for future use?. this pin can be tied to v dd ,v ss or left unconnected. table 5. stm32f20x pin and ball definitions (continued) pins pin name type (1) i / o level (2) main function (3) (after reset) alternate functions other functions lqfp64 wlcsp64+2 lqfp100 lqfp144 lqfp176 ufbga176 stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 48/163 table 6. alternate function mapping port af0 af1 af2 af3 af4 af5 af6 af7 af8 af9 af10 af11 af12 af13 af014 af15 sys tim1/2 tim3/4/5 tim8/9/10/11 i2c1/i2c2/i2c3 spi1/spi2/i2s2 spi3/i2s3 usart1/2/3 uart4/5/ usart6 can1/can2/ tim12/13/14 otg_fs/ otg_hs eth fsmc/sdio/ otg_fs dcmi pa 0 - w k u p tim2_ch1 tim2_etr tim 5_ch1 tim8_etr usart2_cts uart4_tx eth_mii_crs eventout pa1 tim2_ch2 tim5_ch2 usart2_rts uart4_rx eth_mii _rx_clk eth_rmii _ref_clk eventout pa2 tim2_ch3 tim5_ch3 tim9_ch1 usart2_tx eth_mdio eventout pa3 tim2_ch4 tim5_ch4 tim9_ch2 usart2_rx otg_hs_ulpi_d0 eth _mii_col eventout pa 4 spi1_nss spi3_nss i2s3_ws usart2_ck otg_hs_sof dcmi_hsync eventout pa 5 tim2_ch1 tim2_etr tim8_ch1n spi1_sck otg_hs_ulpi_ck eventout pa6 tim1_bkin tim3_ch1 tim8_bkin spi 1_miso tim13_ch1 dcmi_pixck eventout pa7 tim1_ch1n tim3_ch2 tim8_ch1n spi1_mosi tim14_ch1 eth_mii _rx_dv eth_rmii _crs_dv eventout pa8 mco1 tim1_ch1 i2c3_scl usart1_ck otg_fs_sof eventout pa9 tim1_ch2 i2c3_smba usart1_tx dcmi_d0 eventout pa10 tim1_ch3 usart1_rx otg_fs_id dcmi_d1 eventout pa11 tim1_ch4 usart1_cts can1_rx otg_fs_dm eventout pa12 tim1_etr usart1_rts can1_tx otg_fs_dp eventout pa 1 3 j t m s - s w d i o eventout pa14 jtck-swclk eventout pa 1 5 j t d i tim 2_ch1 tim 2_etr spi1_nss spi3_nss i2s3_ws eventout pb0 tim1_ch2n tim3_ch3 tim8_ch2n otg_hs_ulpi_d1 eth _mii_rxd2 eventout pb1 tim1_ch3n tim3_ch4 tim8_ch3n otg_hs_ulpi_d2 eth _mii _rxd3 otg_hs_intn eventout pb2 eventout pb3 jtdo/ traceswo tim2_ch2 spi1_sck spi3_sck i2s3_sck eventout pb4 jtrst tim3_ch1 spi1_miso spi3_miso eventout pb5 tim3_ch2 i2c1_smba spi1_mosi spi3_mosi i2s3_sd can2_rx otg_hs_ulpi_d7 eth _pps_out dcmi_d10 eventout pb6 tim4_ch1 i2c1_scl usart1_tx can2_tx otg_fs_intn dcmi_d5 eventout pb7 tim4_ch2 i2c1_sda usart1_rx fsmc_nl dcmi_vsync eventout pb8 tim4_ch3 tim10_ch1 i2c1_scl can1_rx otg_fs_scl eth _mii_txd3 sdio_d4 dcmi_d6 eventout pb9 tim4_ch4 tim11_ch1 i2c1_sda spi2_nss i2s2_ws can1_tx otg_fs_sda sdio_d5 dcmi_d7 eventout pb10 tim2_ch3 i2c2_scl spi2_sck i2s2_sck usart3_tx otg_hs_ulpi_d3 eth_ mii_rx_er otg_hs_scl eventout pb11 tim2_ch4 i2c2_sda usart3_rx otg_hs_ulpi_d4 eth _mii_tx_en eth _rmii_tx_en otg_hs_sda eventout pb12 tim1_bkin i2c2_smba spi2_nss i2s2_ws usart3_ck can2_rx otg_hs_ulpi_d5 eth _mii_txd0 eth _rmii_txd0 otg_hs_id eventout pb13 tim1_ch1n spi2_sck i2s2_sck usart3_cts can2_tx otg_hs_ulpi_d6 eth _mii_txd1 eth _rmii_txd1 eventout pb14 tim1_ch2n tim8_ch2n spi2_miso usart3_rts tim12_ch1 otg_hs_dm eventout pinouts and pin description stm32f205xx, stm32f207xx 49/163 doc id 15818 rev 7 pb15 rtc_50hz tim1_ch3n tim8_ch3n spi2_mosi i2s2_sd tim12_ch2 otg_hs_dp eventout pc0 otg_hs_ulpi_stp eventout pc1 eth_mdc eventout pc2 spi2_miso otg_hs_ulpi_dir eth _mii_txd2 eventout pc3 spi2_mosi otg_hs_ulpi_nxt eth _mii_tx_clk eventout pc4 eth_mii_rxd0 eth_rmii_rxd0 eventout pc5 eth _mii_rxd1 eth _rmii_rxd1 eventout pc6 tim3_ch1 tim8_ch1 i2s2_mck usart6_tx sdio_d6 dcmi_d0 eventout pc7 tim3_ch2 tim8_ch2 i2s3_sck usart6_rx sdio_d7 dcmi_d1 eventout pc8 tim3_ch3 tim8_ch3 usart6_ck sdio_d0 dcmi_d2 eventout pc9 mco2 tim3_ch4 tim8_ch4 i2c3_sda i2s2_ckin i2s3_ckin sdio_d1 dcmi_d3 eventout pc10 spi3_sck i2s3_sck usart3_tx uart4_tx sdio_d2 dcmi_d8 eventout pc11 spi3_miso usart3_rx uart4_rx sdio_d3 dcmi_d4 eventout pc12 spi3_mosi i2s3_sd usart3_ck uart5_tx sdio_ck dcmi_d9 eventout pc13 pc14-osc32_in pc15-osc32_out pd0 can1_rx fsmc_d2 eventout pd1 can1_tx fsmc_d3 eventout pd2 tim3_etr uart5_rx sdio_cmd dcmi_d11 eventout pd3 usart2_cts fsmc_clk eventout pd4 usart2_rts fsmc_noe eventout pd5 usart2_tx fsmc_nwe eventout pd6 usart2_rx fsmc_nwait eventout pd7 usart2_ck fsmc_ne1 eventout pd8 usart3_tx fsmc_d13 eventout pd9 usart3_rx fsmc_d14 eventout pd10 usart3_ck fsmc_d15 eventout pd11 usart3_cts fsmc_a16 eventout pd12 tim4_ch1 usart3_rts fsmc_a17 eventout pd13 tim4_ch2 fsmc_a18 eventout pd14 tim4_ch3 fsmc_d0 eventout table 6. alternate function mapping (continued) port af0 af1 af2 af3 af4 af5 af6 af7 af8 af9 af10 af11 af12 af13 af014 af15 sys tim1/2 tim3/4/5 tim8/9/10/11 i2c1/i2c2/i2c3 spi1/spi2/i2s2 spi3/i2s3 usart1/2/3 uart4/5/ usart6 can1/can2/ tim12/13/14 otg_fs/ otg_hs eth fsmc/sdio/ otg_fs dcmi stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 50/163 pd15 tim4_ch4 fsmc_d1 eventout pe0 tim4_etr fsmc_nbl0 dcmi_d2 eventout pe1 fsmc_bln1 dcmi_d3 eventout pe2 traceclk eth _mii_txd3 fsmc_a23 eventout pe3 traced0 fsmc_a19 eventout pe4 traced1 fsmc_a20 dcmi_d4 eventout pe5 traced2 tim9_ch1 fsmc_a21 dcmi_d6 eventout pe6 traced3 tim9_ch2 fsmc_a22 dcmi_d7 eventout pe7 tim1_etr fsmc_d4 eventout pe8 tim1_ch1n fsmc_d5 eventout pe9 tim1_ch1 fsmc_d6 eventout pe10 tim1_ch2n fsmc_d7 eventout pe11 tim1_ch2 fsmc_d8 eventout pe12 tim1_ch3n fsmc_d9 eventout pe13 tim1_ch3 fsmc_d10 eventout pe14 tim1_ch4 fsmc_d11 eventout pe15 tim1_bkin fsmc_d12 eventout pf0 i2c2_sda fsmc_a0 eventout pf1 i2c2_scl fsmc_a1 eventout pf2 i2c2_smba fsmc_a2 eventout pf3 fsmc_a3 eventout pf4 fsmc_a4 eventout pf5 fsmc_a5 eventout pf6 tim10_ch1 fsmc_niord eventout pf7 tim11_ch1 fsmc_nreg eventout pf8 tim13_ch1 fsmc_niowr eventout pf9 tim14_ch1 fsmc_cd eventout pf10 fsmc_intr eventout pf11 dcmi_d12 eventout pf12 fsmc_a6 eventout pf13 fsmc_a7 eventout pf14 fsmc_a8 eventout pf15 fsmc_a9 eventout table 6. alternate function mapping (continued) port af0 af1 af2 af3 af4 af5 af6 af7 af8 af9 af10 af11 af12 af13 af014 af15 sys tim1/2 tim3/4/5 tim8/9/10/11 i2c1/i2c2/i2c3 spi1/spi2/i2s2 spi3/i2s3 usart1/2/3 uart4/5/ usart6 can1/can2/ tim12/13/14 otg_fs/ otg_hs eth fsmc/sdio/ otg_fs dcmi pinouts and pin description stm32f205xx, stm32f207xx 51/163 doc id 15818 rev 7 pg0 fsmc_a10 eventout pg1 fsmc_a11 eventout pg2 fsmc_a12 eventout pg3 fsmc_a13 eventout pg4 fsmc_a14 eventout pg5 fsmc_a15 eventout pg6 fsmc_int2 eventout pg7 usart6_ck fsmc_int3 eventout pg8 usart6_rts eth _pps_out eventout pg9 usart6_rx fsmc_ne2 eventout pg10 fsmc_nce4_1 eventout pg11 eth _mii_tx_en eth _rmii_tx_en fsmc_nce4_2 eventout pg12 usart6_rts fsmc_ne4 eventout pg13 uart6_cts eth _mii_txd0 eth _rmii_txd0 fsmc_a24 eventout pg14 usart6_tx eth _mii_txd1 eth _rmii_txd1 fsmc_a25 eventout pg15 usart6_cts dcmi_d13 eventout ph0 - osc_in ph1 - osc_out ph2 eth _mii_crs eventout ph3 eth _mii_col eventout ph4 i2c2_scl otg_hs_ulpi_nxt eventout ph5 i2c2_sda eventout ph6 i2c2_smba tim12_ch1 eth _mii_rxd2 eventout ph7 i2c3_scl eth _mii_rxd3 eventout ph8 i2c3_sda dcmi_hsync eventout ph9 i2c3_smba tim12_ch2 dcmi_d0 eventout ph10 tim5_ch1tim5_etr dcmi_d1 eventout ph11 tim5_ch2 dcmi_d2 eventout ph12 tim5_ch3 dcmi_d3 eventout ph13 tim8_ch1n can1_tx eventout ph14 tim8_ch2n dcmi_d4 eventout ph15 tim8_ch3n dcmi_d11 eventout table 6. alternate function mapping (continued) port af0 af1 af2 af3 af4 af5 af6 af7 af8 af9 af10 af11 af12 af13 af014 af15 sys tim1/2 tim3/4/5 tim8/9/10/11 i2c1/i2c2/i2c3 spi1/spi2/i2s2 spi3/i2s3 usart1/2/3 uart4/5/ usart6 can1/can2/ tim12/13/14 otg_fs/ otg_hs eth fsmc/sdio/ otg_fs dcmi stm32f205xx, stm32f207xx pinouts and pin description doc id 15818 rev 7 52/163 pi0 tim5_ch4 spi2_nss i2s2_ws dcmi_d13 eventout pi1 spi2_sck i2s2_sck dcmi_d8 eventout pi2 tim8_ch4 spi2_miso dcmi_d9 eventout pi3 tim8_etr spi2_mosi i2s2_sd dcmi_d10 eventout pi4 tim8_bkin dcmi_d5 eventout pi5 tim8_ch1 dcmi_vsync eventout pi6 tim8_ch2 dcmi_d6 eventout pi7 tim8_ch3 dcmi_d7 eventout pi8 pi9 can1_rx eventout pi10 eth _mii_rx_er eventout pi11 otg_hs_ulpi_dir eventout table 6. alternate function mapping (continued) port af0 af1 af2 af3 af4 af5 af6 af7 af8 af9 af10 af11 af12 af13 af014 af15 sys tim1/2 tim3/4/5 tim8/9/10/11 i2c1/i2c2/i2c3 spi1/spi2/i2s2 spi3/i2s3 usart1/2/3 uart4/5/ usart6 can1/can2/ tim12/13/14 otg_fs/ otg_hs eth fsmc/sdio/ otg_fs dcmi stm32f205xx, stm32f207xx memory mapping doc id 15818 rev 7 53/163 4 memory mapping the memory map is shown in figure 14 . figure 14. memory map - b y t e b l o c k # o r t e x - g s i n t e r n a l p e r i p h e r a l s - b y t e b l o c k . o t u s e d - b y t e b l o c k & 3 - # r e g i s t e r s - b y t e b l o c k & 3 - # b a n k b a n k - b y t e b l o c k & 3 - # b a n k b a n k - b y t e b l o c k 0 e r i p h e r a l s - b y t e b l o c k 3 2 ! - x x & & & & & & & x x & & & & & & & x x & & & & & & & x x & & & & & & & x x & & & & & & & x ! x " & & & & & & & x # x $ & & & & & & & x % x & & & & & & & & - b y t e b l o c k # o d e & l a s h x x & & & & & & & x & & & x & & & ! & x & & & # x & & & # x x & & & & & x # x & & & & & & x x & & & & & 3 y s t e m m e m o r y 2 e s e r v e d 2 e s e r v e d ! l i a s e d t o & l a s h s y s t e m m e m o r y o r 3 2 ! - d e p e n d i n g o n t h e " / / 4 p i n s 3 2 ! - + " a l i a s e d b y b i t b a n d i n g 2 e s e r v e d x x " & & & x # x & & & & x x & & & & & & & 4 ) - 4 ) - x x & & 4 ) - 4 ) - 4 ) - 4 ) - 2 e s e r v e d x x & & x x " & & x # x & & & x x & & x x & & x x & & 2 4 # " + 0 r e g i s t e r s x x " & & 7 7 $ ' x # x & & & ) 7 $ ' x x & & 2 e s e r v e d x x & & 3 0 ) ) 3 x x " & & 3 0 ) ) 3 x # x & & & 2 e s e r v e d x x & & 5 3 ! 2 4 x x & & x x " & & 5 3 ! 2 4 5 ! 2 4 x # x & & & 5 ! 2 4 x x & & ) # x x & & ) # x x " & & 2 e s e r v e d x # x & & & x x & & 0 7 2 x x & & $ ! # $ ! # x x & & & & 4 ) - 0 7 - x x & & 4 ) - 0 7 - x x & & 0 o r t ! 5 3 ! 2 4 x x & & x x & & 0 o r t " x x & & & 0 o r t # x x & & 0 o r t $ x x & & 0 o r t % x x " & & 0 o r t & x # x & & & 0 o r t ' x x & & 2 e s e r v e d x x & & x x " & & x x & & x x & & 5 3 ! 2 4 x x " & & 2 e s e r v e d x x & & x # x & & & x x & & x x & & 2 e s e t c l o c k c o n t r o l l e r 2 # # x x " & & 0 o r t ( x # x & & & & l a s h i n t e r f a c e x x & & 2 e s e r v e d x x & & & # 2 # x x & & & 3 - # b a n k . / 2 0 3 2 ! - x x & & & & & & & 3 - # b a n k . / 2 0 3 2 ! - x x & & & & & & & 3 - # b a n k . / 2 0 3 2 ! - x x " & & & & & & & 3 - # b a n k . / 2 0 3 2 ! - x # x & & & & & & & & 3 - # b a n k . ! . $ . ! . $ x x & & & & & & & & 3 - # b a n k . ! . $ . ! . $ x x & & & & & & & & 3 - # b a n k 0 # # a r d x x & & & & & & & & 3 - # c o n t r o l r e g i s t e r x ! x ! & & & 2 e s e r v e d x ! x " & & & & & & & a i / p t i o n " y t e s 4 ) - 3 9 3 # & ' x x & & x x " & & 3 $ ) / 2 e s e r v e d 2 e s e r v e d x # x & & & & % 8 4 ) x # x & & & 2 e s e r v e d " x # ! . x x & & x x & & x x " & & x x & & & & & & & 2 e s e r v e d x x & & $ # - ) x x & & & 2 e s e r v e d x x & & & & 5 3 " / 4 ' & 3 x x & & & & & & & 2 e s e r v e d x x & & & & 5 3 " / 4 ' ( 3 2 e s e r v e d x x & & & & x x & & % 4 ( % 2 . % 4 2 e s e r v e d x x & & & x x & & x x & & $ - ! $ - ! 2 e s e r v e d x x & & & x x & & & " + 0 3 2 ! - x # x & & & x x " & & 2 e s e r v e d x x & & 0 o r t ) 4 ) - 4 ) - 3 0 ) ! $ # ! $ # ! $ # 2 e s e r v e d " x # ! . x # x & & & ) # 2 e s e r v e d 4 ) - 4 ) - 4 ) - x # x & & & x x " & & x x & & 3 2 ! - + " a l i a s e d b y b i t b a n d i n g 2 e s e r v e d x & & & # x & & & & & & & x & & & ! x & & & & & & 2 e s e r v e d 2 e s e r v e d x x & & & 2 . ' 2 e s e r v e d x x & & & x x & & & electrical characteristics stm32f205xx, stm32f207xx 54/163 doc id 15818 rev 7 5 electrical characteristics 5.1 parameter conditions unless otherwise specified, all voltages are referenced to v ss . 5.1.1 minimum and maximum values unless otherwise specified the minimum and ma ximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at t a = 25 c and t a = t a max (given by the selected temperature range). data based on characterization results, desi gn simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean3 ). 5.1.2 typical values unless otherwise specified, typical data are based on t a = 25 c, v dd = 3.3 v (for the 1.8 v v dd 3.6 v voltage range). they are given only as design guidelines and are not tested. typical adc accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean2 ) . 5.1.3 typical curves unless otherwise specified, all typical curves are given only as design guidelines and are not tested. 5.1.4 loading capacitor the loading conditions used for pin parameter measurement are shown in figure 15 . 5.1.5 pin input voltage the input voltage measurement on a pin of the device is described in figure 16 . figure 15. pin loading condition s figure 16. pin input voltage - 3 6 # p & 3 4 - & p i n / 3 # ? / 5 4 ( i : w h e n u s i n g ( 3 % o r , 3 % - 3 6 3 4 - & p i n 6 ) . / 3 # ? / 5 4 ( i : w h e n u s i n g ( 3 % o r , 3 % stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 55/163 5.1.6 power supply scheme figure 17. power supply scheme 1. each power supply pair must be decoupled with filtering ceramic c apacitors as shown above. these capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the pcb to ensure the good functionality of the device. 2. to connect regoff and irroff pins, refer to section 2.2.17: voltage regulator . 3. the two 2.2 f ceramic capacitors should no t be connected when the voltage regulator is off. 4. the 4.7 f ceramic capacitor must be connected to one of the vddx pin. a i d 6 $ $ ! n a l o g 2 # s 0 , , 0 o w e r s w i t c h 6 " ! 4 ' 0 ) / s / 5 4 ) . + e r n e l l o g i c # 0 5 d i g i t a l 2 ! - " a c k u p c i r c u i t r y / 3 # + 2 4 # " a c k u p r e g i s t e r s b a c k u p 2 ! - 7 a k e u p l o g i c n & ? & 6 6 o l t a g e r e g u l a t o r 6 3 3 6 $ $ ! 6 2 % & 6 2 % & 6 3 3 ! ! $ # , e v e l s h i f t e r ) / , o g i c 6 $ $ n & ? & 6 2 % & n & ? & 6 $ $ & l a s h m e m o r y 6 # ! 0 ? 6 # ! 0 ? ? & 2 % ' / & & ) 2 2 / & & electrical characteristics stm32f205xx, stm32f207xx 56/163 doc id 15818 rev 7 5.1.7 current con sumption measurement figure 18. current consumption measurement scheme 5.2 absolute maximum ratings stresses above the absolute maximum ratings listed in table 7: voltage characteristics , table 8: current characteristics , and table 9: thermal characteristics may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these conditions is not implied. exposure to maximum rating conditions for extended periods may affect device reliability. ai14126 v bat v dd v dda i dd _v bat i dd table 7. voltage characteristics symbol ratings min max unit v dd ?v ss external main supply voltage (including v dda , v dd ) (1) 1. all main power (v dd , v dda ) and ground (v ss , v ssa ) pins must always be connected to the external power supply, in the permitted range. ?0.3 4.0 v v in input voltage on five-volt tolerant pin (2) 2. v in maximum value must always be respected. refer to table 8 for the values of the maximum allowed injected current. v ss ?0.3 v dd +4 input voltage on any other pin v ss ?0.3 4.0 | v ddx | variations between different v dd power pins - 50 mv |v ssx ? v ss | variations between all the different ground pins - 50 v esd(hbm) electrostatic discharge voltage (human body model) see section 5.3.14: absolute maximum ratings (electrical sensitivity) stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 57/163 5.3 operating conditions 5.3.1 general operating conditions table 8. current characteristics symbol ratings max. unit i vdd total current into v dd power lines (source) (1) 1. all main power (v dd , v dda ) and ground (v ss , v ssa ) pins must always be connected to the external power supply, in the permitted range. 120 ma i vss total current out of v ss ground lines (sink) (1) 120 i io output current sunk by any i/o and control pin 25 output current source by any i/os and control pin 25 i inj(pin) (2) 2. negative injection disturbs the analog performance of the device. see note in section 5.3.20: 12-bit adc characteristics . injected current on five-volt tolerant i/o (3) 3. positive injection is not possible on thes e i/os. a negative injection is induced by v in stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 59/163 table 11. limitations depending on the operating power supply range operating power supply range adc operation maximum flash memory access frequency (f flashmax ) number of wait states at maximum cpu frequency (f cpumax = 120 mhz) (1) i/o operation fsmc controller operation possible flash memory operations v dd =1.8 to 2.1 v (2) conversion time up to 1 msps 16 mhz with no flash memory wait state 7 (3) ? degraded speed performance ? no i/o compensation up to 30 mhz 8-bit erase and program operations only v dd = 2.1 to 2.4 v conversion time up to 1 msps 18 mhz with no flash memory wait state 6 (3) ? degraded speed performance ? no i/o compensation up to 30 mhz 16-bit erase and program operations v dd = 2.4 to 2.7 v conversion time up to 2msps 24 mhz with no flash memory wait state 4 (3) ? degraded speed performance ? i/o compensation works up to 48 mhz 16-bit erase and program operations v dd = 2.7 to 3.6 v (4) conversion time up to 2msps 30 mhz with no flash memory wait state 3 (3) ? full-speed operation ? i/o compensation works ?up to 60 mhz when v dd = 3.0 to 3.6 v ?up to 48 mhz when v dd = 2.7 to 3.0 v 32-bit erase and program operations 1. the number of wait states can be reduced by reducing the cpu frequency (see figure 19 ). 2. if irroff is set to v dd , this value can be lowered to 1.65 v when the device operates in a reduced temperature range. 3. thanks to the art accelerator and the 128-bit flash memory , the number of wait states given here does not impact the execution speed from flash memory since the art accelerator al lows to achieve a performance equivalent to 0 wait state program execution. 4. the voltage range for otg usb fs can drop down to 2.7 v. however it is degraded between 2.7 and 3 v. electrical characteristics stm32f205xx, stm32f207xx 60/163 doc id 15818 rev 7 figure 19. number of wait states versus f cpu and v dd range 1. the supply voltage can drop to 1.65 v when the device operates in a reduced temperature range. 5.3.2 vcap1/vcap2 external capacitor stabilization for the main regulato r is achieved by connecting an external capacitor c ext to the vcap1/vcap2 pins. c ext is specified in ta bl e 1 0 . figure 20. external capacitor c ext 1. legend: esr is the equivalent series resistance. a i b 0 1 2 3 4 5 6 7 8 0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 11 2 11 6 120 number of wait states fcpu (mhz) wait states vs fcpu and vdd range 1.8 to 2.1v 2.1 to 2.4v 2.4 to 2.7v 2.7 to 3.6v m s 19044v1 e s r r le a k c stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 61/163 5.3.3 operating conditions at power- up / power-down (regulator on) subject to general operating conditions for t a . table 12. operating conditions at power-up / power-down (regulator on) 5.3.4 operating conditions at power- up / power-down (regulator off) subject to general operating conditions for t a . table 13. operating conditions at power-up / power-down (regulator off) symbol parameter min max unit t vdd v dd rise time rate 20 s/v v dd fall time rate 20 symbol parameter conditions min max unit t vdd v dd rise time rate power-up 20 s/v v dd fall time rate power-down 20 t vcap v cap_1 and v cap_2 rise time rate power-up 20 v cap_1 and v cap_2 fall time rate power-down 20 electrical characteristics stm32f205xx, stm32f207xx 62/163 doc id 15818 rev 7 5.3.5 embedded reset and power control block characteristics the parameters given in ta bl e 1 4 are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta b l e 1 0 . table 14. embedded reset and power control block characteristics symbol parameter conditions min typ max unit v pvd programmable voltage detector level selection pls[2:0]=000 (rising edge) 2.09 2.14 2.19 v pls[2:0]=000 (falling edge) 1.98 2.04 2.08 v pls[2:0]=001 (rising edge) 2.23 2.30 2.37 v pls[2:0]=001 (falling edge) 2.13 2.19 2.25 v pls[2:0]=010 (rising edge) 2.39 2.45 2.51 v pls[2:0]=010 (falling edge) 2.29 2.35 2.39 v pls[2:0]=011 (rising edge) 2.54 2.60 2.65 v pls[2:0]=011 (falling edge) 2.44 2.51 2.56 v pls[2:0]=100 (rising edge) 2.70 2.76 2.82 v pls[2:0]=100 (falling edge) 2.59 2.66 2.71 v pls[2:0]=101 (rising edge) 2.86 2.93 2.99 v pls[2:0]=101 (falling edge) 2.65 2.84 3.02 v pls[2:0]=110 (rising edge) 2.96 3.03 3.10 v pls[2:0]=110 (falling edge) 2.85 2.93 2.99 v pls[2:0]=111 (rising edge) 3.07 3.14 3.21 v pls[2:0]=111 (falling edge) 2.95 3.03 3.09 v v pvdhyst (2) pvd hysteresis - 100 - mv v por/pdr power-on/power-down reset threshold falling edge tbd (1) 1.70 tbd v rising edge tbd 1.74 tbd v v pdrhyst (2) pdr hysteresis - 40 - mv stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 63/163 5.3.6 supply current characteristics the current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, i/o pin loading, device software configuration, operating frequencies, i/o pin switching rate, program location in memory and executed binary code. the current consumption is measured as described in figure 18: current consumption measurement scheme . all run mode current consumption measurements given in this section are performed using coremark code. v bor1 brownout level 1 threshold falling edge 2.13 2.19 2.24 v rising edge 2.23 2.29 2.33 v v bor2 brownout level 2 threshold falling edge 2.44 2.50 2.56 v rising edge 2.53 2.59 2.63 v v bor3 brownout level 3 threshold falling edge 2.75 2.83 2.88 v rising edge 2.85 2.92 2.97 v borhyst (2) bor hysteresis - 100 - mv t rsttempo (2)(3) reset temporization 0.5 1.5 3.0 ms i rush (2) inrush current on voltage regulator power-on (por or wakeup from standby) - 160 200 ma e rush (2) inrush energy on voltage regulator power-on (por or wakeup from standby) v dd = 1.8 v, t a = 105 c, i rush = 171 ma for 31 s --5.4c 1. the product behavior is guaranteed by design down to the minimum v por/pdr value. 2. guaranteed by design, not tested in production. 3. the reset temporization is measured from the power-on (p or reset or wakeup from v bat ) to the instant when first instruction is read by the user application code. table 14. embedded reset and power control block characteristics (continued) symbol parameter conditions min typ max unit electrical characteristics stm32f205xx, stm32f207xx 64/163 doc id 15818 rev 7 typical and maximum current consumption the mcu is placed under the following conditions: at startup, all i/o pins are configured as analog inputs by firmware. all peripherals are disabled except if it is explicitly mentioned. the flash memory access time is adjusted to f hclk frequency (0 wait state from 0 to 30 mhz, 1 wait state from 30 to 60 mhz, 2 wait states from 60 to 90 mhz and 3 wait states from 90 to 120 mhz). when the peripherals are enabled hclk is the system clock, f pclk1 = f hclk /4, and f pclk2 = f hclk /2, except is explicitly mentioned. the maximum values are obtained for v dd = 3.6 v and maximum ambient temperature (t a ), and the typical values for t a = 25 c and v dd = 3.3 v unless otherwise specified. table 15. typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator disabled) symbol parameter conditions f hclk typ max (1) unit t a = 25 c t a = 85 c t a = 105 c i dd supply current in run mode external clock (2) , all peripherals enabled (3) 120 mhz 61 81 93 ma 90 mhz 48 68 80 60 mhz 33 53 65 30 mhz 18 38 50 25 mhz 14 34 46 16 mhz (4) 10 30 42 8 mhz 6 26 38 4 mhz 4 24 36 2 mhz 3 23 35 external clock (3) , all peripherals disabled 120 mhz 33 54 66 90 mhz 27 47 59 60 mhz 19 39 51 30 mhz 11 31 43 25 mhz 8 28 41 16 mhz (4) 62638 8 mhz 4 24 36 4 mhz 3 23 35 2 mhz 2 23 34 1. based on characterization, tested in production at v dd max and f hclk max with peripherals enabled. 2. external clock is 4 mhz and pll is on when f hclk > 25 mhz. 3. when the adc is on (adon bit set in the adc_cr2 register ), add an additional power consumption of 1.6 ma per adc for the analog part. 4. in this case hclk = system clock/2. stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 65/163 table 16. typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator enabled) or ram (1) symbol parameter conditions f hclk typ max (2) unit t a = 25 c t a = 85 c t a = 105 c i dd supply current in run mode external clock (3) , all peripherals enabled (4) 120 mhz 49 63 72 ma 90 mhz 38 51 61 60 mhz 26 39 49 30 mhz 14 27 37 25 mhz 11 24 34 16 mhz (5) 82130 8 mhz 5 17 27 4 mhz 3 16 26 2 mhz 2 15 25 external clock (3) , all peripherals disabled 120 mhz 21 34 44 90 mhz 17 30 40 60 mhz 12 25 35 30 mhz 7 20 30 25 mhz 5 18 28 16 mhz (5) 4.0 17.0 27.0 8 mhz 2.5 15.5 25.5 4 mhz 2.0 14.7 24.8 2 mhz 1.6 14.5 24.6 1. code and data processing running from sram1 using boot pins. 2. based on characterization, tested in production at v dd max and f hclk max with peripherals enabled. 3. external clock is 4 mhz and pll is on when f hclk > 25 mhz. 4. when the adc is on (adon bit set in t he adc_cr2 register), add an additional po wer consumption of 1.6 ma per adc for the analog part. 5. in this case hclk = system clock/2. electrical characteristics stm32f205xx, stm32f207xx 66/163 doc id 15818 rev 7 figure 21. typical current consumption vs temperature, run mode, code with data processing running from ram, and peripherals on figure 22. typical current consumption vs temperature, run mode, code with data processing running from ram, and peripherals off - 3 6 # 0 5 f r e q u n e c y - ( z ? # ? # ? # ? # ? # ? # ? # ) $ $ 2 5 . m ! - 3 6 # 0 5 & r e q u e n c y - ( z ? # ? # ? # ? # ? # ? # ? # ) $ $ 2 5 . m ! stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 67/163 figure 23. typical current consumption vs temperature, run mode, code with data processing running from flash, art accelerator off, peripherals on figure 24. typical current consumption vs temperature, run mode, code with data processing running from flash, art accelerator off, peripherals off - 3 6 ? # ? # ) $ $ 2 5 . m ! # 0 5 f r e q u n e c y - ( z - 3 6 # 0 5 & r e q u e n c y - ( z ? # ? # ) $ $ 2 5 . m ! electrical characteristics stm32f205xx, stm32f207xx 68/163 doc id 15818 rev 7 table 17. typical and maximum current consumption in sleep mode symbol parameter conditions f hclk typ max (1) unit t a = 25 c t a = 85 c t a = 105 c i dd supply current in sleep mode external clock (2) , all peripherals enabled (3) 120 mhz 38 51 61 ma 90 mhz 30 43 53 60 mhz 20 33 43 30 mhz 11 25 35 25 mhz 8 21 31 16 mhz 6 19 29 8 mhz 3.6 17.0 27.0 4 mhz 2.4 15.4 25.3 2 mhz 1.9 14.9 24.7 external clock (2) , all peripherals disabled 120 mhz 8 21 31 90 mhz 7 20 30 60 mhz 5 18 28 30 mhz 3.5 16.0 26.0 25 mhz 2.5 16.0 25.0 16 mhz 2.1 15.1 25.0 8 mhz 1.7 15.0 25.0 4 mhz 1.5 14.6 24.6 2 mhz 1.4 14.2 24.3 1. based on characterization, tested in production at v dd max and f hclk max with peripherals enabled. 2. external clock is 4 mhz and pll is on when f hclk > 25 mhz. 3. add an additional power consumption of 0. 8 ma per adc for the analog part. in applic ations, this consumption occurs only while the adc is on (adon bit is set in the adc_cr2 register). stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 69/163 figure 25. typical current consumption vs temperature in sleep mode, peripherals on figure 26. typical current consumption vs temperature in sleep mode, peripherals off - 3 6 ? # ? # ? # ? # ? # ? # ? # ) $ $ 3 , % % 0 m ! # 0 5 & r e q u e n c y - ( z - 3 6 ? # ? # ? # ? # ? # ? # ? # # 0 5 & r e q u e n c y - ( z ) $ $ 3 , % % 0 m ! electrical characteristics stm32f205xx, stm32f207xx 70/163 doc id 15818 rev 7 figure 27. typical current consumption vs temperature in stop mode 1. all typical and maximum values from table 18 and figur e 26 will be reduced over ti me by up to 50% as part of st continuous improvement of test procedures. new versions of the datasheet will be released to reflect these changes table 18. typical and maximum current consumptions in stop mode (1) symbol parameter conditions typ max unit t a = 25 c t a = 85 c t a = 105 c i dd_stop supply current in stop mode with main regulator in run mode flash in stop mode, low-speed and high-speed internal rc oscillators and high-speed oscillator off (no independent watchdog) 0.55 11.00 20.00 ma flash in deep power down mode, low-speed and high-speed internal rc oscillators and high-speed oscillator off (no independent watchdog) 0.50 11.00 20.00 supply current in stop mode with main regulator in low power mode flash in stop mode, low-speed and high-speed internal rc oscillators and high-speed oscillator off (no independent watchdog) 0.35 8.00 15.00 flash in deep power down mode, low-speed and high-speed internal rc oscillators and high-speed oscillator off (no independent watchdog) 0.30 8.00 15.00 1. all typical and maximum values will be further reduced by up to 50% as par t of st continuous improvement of test procedures. new versions of the datasheet will be released to reflect these changes. - 3 6 4 e m p e r a t u r e ? # ) d d ? s t o p ? m r ? f l h s t o p ) d d ? s t o p ? m r ? f l h d e e p ) d d ? s t o p ? l p ? f l h s t o p ) d d ? s t o p ? l p ? f l h d e e p ) $ $ 3 4 / 0 m ! stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 71/163 on-chip peripheral current consumption the current consumption of the on-chip peripherals is given in ta bl e 2 1 . the mcu is placed under the following conditions: at startup, all i/o pins are configured as analog inputs by firmware. all peripherals are disabled unless otherwise mentioned the given value is calculated by measuring the current consumption ? with all peripherals clocked off ? with one peripheral clocked on (with only the clock applied) the code is running from flash memory and the flash memory access time is equal to 3 wait states at 120 mhz prefetch and cache on when the peripherals are enabled, hclk = 120mhz, f pclk1 = f hclk /4, and f pclk2 =f hclk /2 the typical values are obtained for v dd = 3.3 v and t a = 25 c, unless otherwise specified. table 19. typical and maximum current consumptions in standby mode symbol parameter conditions typ max unit t a = 25 c t a = 85 c t a = 105 c v dd = 1.8 v v dd = 2.4 v v dd = 3.3 v v dd = 3.6 v i dd_stby supply current in standby mode backup sram on, rtc on 4.8 5.2 5.8 15.1 (1) 25.8 (1) a backup sram off, rtc on 4.2 4.5 5.1 12.4 (1) 20.5 (1) backup sram on, rtc off 2.3 2.5 3.2 12.5 (1) 24.8 (1) backup sram off, rtc off 1.6 1.8 2.5 9.8 (1) 19.2 (1) 1. based on characterization, not tested in production. table 20. typical and maximum current consumptions in v bat mode symbol parameter conditions typ max unit t a = 25 c t a = 85 c t a = 105 c v dd = 1.8 v v dd = 2.4 v v dd = 3.3 v v dd = 3.6 v i dd_vbat backup domain supply current backup sram on, rtc on 3.2 3.4 3.7 12 (1) 19 (1) a backup sram off, low-speed oscillator and rtc on 2.6 2.7 3.0 8 (1) 10 (1) backup sram on, rtc off 0.7 0.7 0.8 9 (1) 16 (1) backup sram off, rtc off 0.1 0.1 0.1 5 (1) 7 (1) 1. based on characterization, not tested in production. electrical characteristics stm32f205xx, stm32f207xx 72/163 doc id 15818 rev 7 table 21. peripheral current consumption (1) peripheral (2) typical consumption at 25 c unit ahb1 gpio a 0.45 ma gpio b 0.43 gpio c 0.46 gpio d 0.44 gpio e 0.44 gpio f 0.42 gpio g 0.44 gpio h 0.42 gpio i 0.43 otg_hs + ulpi 3.64 crc 1.17 bkpsram 0.21 dma1 2.76 dma2 2.85 eth_mac + eth_mac_tx eth_mac_rx eth_mac_ptp 2.99 ahb2 otg_fs 3.16 dcmi 0.60 ahb3 fsmc 1.74 stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 73/163 apb1 tim2 0.61 ma tim3 0.49 tim4 0.54 tim5 0.62 tim6 0.20 tim7 0.20 tim12 0.36 tim13 0.28 tim14 0.25 usart2 0.25 usart3 0.25 uart4 0.25 uart5 0.26 i2c1 0.25 i2c2 0.25 i2c3 0.25 spi2 0.20/0.10 spi3 0.18/0.09 can1 0.31 can2 0.30 dac channel 1 (3) 1.11 dac channel 1 (4) 1.11 pwr 0.15 wwdg 0.15 table 21. peripheral current consumption (1) (continued) peripheral (2) typical consumption at 25 c unit electrical characteristics stm32f205xx, stm32f207xx 74/163 doc id 15818 rev 7 5.3.7 wakeup time from low-power mode the wakeup times given in ta bl e 2 2 is measured on a wakeup phase with a 16 mhz hsi rc oscillator. the clock source used to wake up the device depe nds from the current operating mode: stop or standby mode: the cloc k source is the rc oscillator sleep mode: the clock source is the clock that was set before entering sleep mode. all timings are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta bl e 1 0 . apb2 sdio 0.69 ma tim1 1.06 tim8 1.03 tim9 0.58 tim10 0.37 tim11 0.39 adc1 (5) 2.13 adc2 (5) 2.04 adc3 (5) 2.12 spi1 1.20 usart1 0.38 usart6 0.37 1. tbd stands for ?to be defined?. 2. external clock is 25 mhz (hse oscillat or with 25 mhz crystal) and pll is on. 3. en1 bit is set in dac_cr register. 4. en2 bit is set in dac_cr register. 5. f adc = f pclk2 /2, adon bit set in adc_cr2 register. table 21. peripheral current consumption (1) (continued) peripheral (2) typical consumption at 25 c unit table 22. low-power mode wakeup timings symbol parameter min (1) typ (1) max (1) unit t wusleep (2) wakeup from sleep mode - 1 - s t wustop (2) wakeup from stop mode (regulator in run mode) - 13 - s wakeup from stop mode (regulator in low power mode) - 17 40 wakeup from stop mode (regulator in low power mode and flash memory in deep power down mode) -110- t wustdby (2)(3) wakeup from standby mode 260 375 480 s 1. based on characterization, not tested in production. 2. the wakeup times are measured from the wakeup event to the point in which the application c ode reads the first instruction. 3. t wustdby minimum and maximum values are given at 105 c and ?45 c, respectively. stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 75/163 5.3.8 external cloc k source characteristics high-speed external user clock generated from an external source the characteristics given in ta b l e 2 3 result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in ta b l e 1 0 . low-speed external user clock generated from an external source the characteristics given in ta b l e 2 4 result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in ta b l e 1 0 . table 23. high-speed external user clock characteristics symbol parameter conditions min typ max unit f hse_ext external user clock source frequency (1) 1826mhz v hseh osc_in input pin high level voltage 0.7v dd -v dd v v hsel osc_in input pin low level voltage v ss -0.3v dd t w(hse) t w(hse) osc_in high or low time (1) 1. guaranteed by design, not tested in production. 5-- ns t r(hse) t f(hse) osc_in rise or fall time (1) --20 c in(hse) osc_in input capacitance (1) -5-pf ducy (hse) duty cycle 45 - 55 % i l osc_in input leakage current v ss v in v dd --1a table 24. low-speed external user clock characteristics symbol parameter conditions min typ max unit f lse_ext user external clock source frequency (1) 1. guaranteed by design, not tested in production. - 32.768 1000 khz v lseh osc32_in input pin high level voltage 0.7v dd -v dd v v lsel osc32_in input pin low level voltage v ss -0.3v dd t w(lse) t f(lse) osc32_in high or low time (1) 450 - - ns t r(lse) t f(lse) osc32_in rise or fall time (1) --50 c in(lse) osc32_in input capacitance (1) -5-pf ducy (lse) duty cycle 30 - 70 % i l osc32_in input leakage current v ss v in v dd --1a electrical characteristics stm32f205xx, stm32f207xx 76/163 doc id 15818 rev 7 figure 28. high-speed external clock source ac timing diagram figure 29. low-speed external clock source ac timing diagram high-speed external clock generated from a crystal/ceramic resonator the high-speed external (hse) clock can be supplied with a 4 to 26 mhz crystal/ceramic resonator oscillato r. all the information given in this paragraph are based on characterization results obtained with typical external components specified in ta bl e 2 5 . in the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion a nd startup stabilization time. refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy). a i1752 8 o s c_in extern a l s tm 3 2f clock s o u rce v h s eh t f(h s e) t w(h s e) i l 90 % 10 % t h s e t t r(h s e) t w(h s e) f h s e_ext v h s el a i17529 o s c 3 2_in extern a l s tm 3 2f clock s o u rce v l s eh t f(l s e) t w(l s e) i l 90 % 10 % t l s e t t r(l s e) t w(l s e) f l s e_ext v l s el stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 77/163 for c l1 and c l2 , it is recommended to use high-quality external ceramic capacitors in the 5 pf to 25 pf range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see figure 30 ). c l1 and c l2 are usually the same size. the crystal manufacturer typically specifies a load capacitance which is the series combination of c l1 and c l2 . pcb and mcu pin capacitance must be included (10 pf can be used as a rough estimate of the comb ined pin and board capacitance) when sizing c l1 and c l2 . refer to the application note an28 67 ?oscillator design guide for st microcontrollers? available fr om the st website www.st.com. figure 30. typical application with an 8 mhz crystal 1. r ext value depends on the cr ystal characteristics. low-speed external clock generated from a crystal/ceramic resonator the low-speed external (lse) clock can be supplied with a 32.768 khz crystal/ceramic resonator oscillato r. all the information given in this paragraph are based on characterization results obtained with typical external components specified in ta bl e 2 6 . in the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion a nd startup stabilization time. refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy). table 25. hse 4-26 mhz oscillator characteristics (1) (2) 1. resonator characte ristics given by the crystal/ ceramic resonator manufacturer. 2. based on characterization , not tested in production. symbol parameter conditions min typ max unit f osc_in oscillator frequency 4 - 26 mhz r f feedback resistor - 200 - k c recommended load capacitance versus equivalent serial resistance of the crystal (r s ) (3) 3. the relatively low value of the rf resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and t he bias condition change. however, it is recommended to take this point into account if the mcu is used in tough humidity conditions. r s = 30 -15-pf i 2 hse driving current v dd = 3.3 v, v in =v ss with 30 pf load --1ma g m oscillator transconductance startup 5 - - ma/v t su(hse (4) 4. t su(hse) is the startup time measured from the moment it is enabled (by software) to a stabilized 8 mhz oscillation is reached. this value is measured for a standard crystal resonat or and it can vary significantly with the crystal manufacturer startup time v dd is stabilized - 2 - ms a i175 3 0 o s c_ou t o s c_in f h s e c l1 r f s tm 3 2f 8 mh z re s on a tor re s on a tor with integr a ted c a p a citor s bi as controlled g a in r ext (1) c l2 electrical characteristics stm32f205xx, stm32f207xx 78/163 doc id 15818 rev 7 note: for c l1 and c l2 it is recommended to use high-quality external ceramic capacitors in the 5 pf to 15 pf range selected to match the requirements of the crystal or resonator (see figure 31 ). c l1 and c l2, are usually the same size. the crystal manufacturer typically specifies a load capacitance which is the series combination of c l1 and c l2 . load capacitance c l has the following formula: c l = c l1 x c l2 / ( c l1 + c l2 ) + c stray where c stray is the pin capacitance and board or trace pcb-related capacitance. typically, it is between 2 pf and 7 pf. caution: to avoid exceeding the maximum value of c l1 and c l2 (15 pf) it is strongly recommended to use a resonator with a load capacitance c l 7 pf. never use a resonator with a load capacitance of 12.5 pf. example: if you choose a resonator with a load capacitance of c l = 6 pf, and c stray = 2 pf, then c l1 = c l2 = 8 pf. figure 31. typical application with a 32.768 khz crystal table 26. lse oscillator characteristics (f lse = 32.768 khz) (1) 1. based on characterization , not tested in production. symbol parameter conditions min typ max unit r f feedback resistor - 18.4 - m c (2) 2. refer to the note and caution paragraphs below the table, and to the application note an2867 ?oscillator design guide for st microcontrollers?. recommended load capacitance versus equivalent serial resistance of the crystal (r s ) (3) 3. the oscillator selection can be optimized in terms of supply current using an hi gh quality resonator with small r s value for example msiv-tin32.768khz. refer to crystal manufacturer for more details r s = 30 k - - 15 pf i 2 lse driving current v dd = 3.3 v, v in = v ss --3.5a g m oscillator transconductance 7 - - a/v t su(lse) (4) 4. t su(lse) is the startup time measured from the mom ent it is enabled (by software) to a stabilized 32.768 khz oscillation is reached. this value is measured for a standard cr ystal resonator and it can vary significantly with t he crystal manufacturer startup time v dd is stabilized - 2 - s a i175 3 1 o s c 3 2_ou t o s c 3 2_in f l s e c l1 r f s tm 3 2f 3 2.76 8 kh z re s on a tor re s on a tor with integr a ted c a p a citor s bi as controlled g a in c l2 stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 79/163 5.3.9 internal clock source characteristics the parameters given in ta bl e 2 7 and ta b l e 2 8 are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta bl e 1 0 . high-speed internal (hsi) rc oscillator figure 32. acc hsi versus temperature table 27. hsi oscillator characteristics (1) 1. v dd = 3.3 v, t a = ?40 to 105 c unless otherwise specified. symbol parameter conditions min typ max unit f hsi frequency - 16 - mhz acc hsi accuracy of the hsi oscillator user-trimmed with the rcc_cr register (2) 2. refer to application note an2868 ?stm32f10xxx internal rc oscillator (hsi) calibrat ion? available from the st website www.st.com. --1% factory- calibrated t a = ?40 to 105 c ?8 - 4.5 % t a = ?10 to 85 c ?4 - 4 % t a = 25 c ?1 - 1 % t su(hsi) (3) 3. guaranteed by design, not tested in production. hsi oscillator startup time -2.24 s i dd(hsi) hsi oscillator power consumption -6080a - 3 6 -8 -6 -4 -2 0 2 4 6 -45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 n ormalized deviation (% ) t emperature ( c) max avg min electrical characteristics stm32f205xx, stm32f207xx 80/163 doc id 15818 rev 7 low-speed internal (lsi) rc oscillator figure 33. acc lsi versus temperature 5.3.10 pll characteristics the parameters given in ta bl e 2 9 and ta b l e 3 0 are derived from tests performed under temperature and v dd supply voltage conditions summarized in ta b l e 1 0 . table 28. lsi oscillator characteristics (1) 1. v dd = 3 v, t a = ?40 to 105 c unless otherwise specified. symbol parameter min typ max unit f lsi (2) 2. based on characterization , not tested in production. frequency 17 32 47 khz t su(lsi) (3) 3. guaranteed by design, not tested in production. lsi oscillator startup time - 15 40 s i dd(lsi) (3) lsi oscillator power consumption - 0.4 0.6 a - 3 6 . o r m a l i z e d d e v i a t i o n 4 e m p e r a t u r e ? # m a x a v g m i n table 29. main pll characteristics symbol parameter conditions min typ max unit f pll_in pll input clock (1) 0.95 (2) 12.10 (2) mhz f pll_out pll multiplier output clock 24 - 120 mhz f pll48_out 48 mhz pll multiplier output clock --48mhz f vco_out pll vco output 192 - 432 mhz stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 81/163 t lock pll lock time vco freq = 192 mhz 75 - 200 s vco freq = 432 mhz 100 - 300 jitter (3) cycle-to-cycle jitter system clock 120 mhz rms - 25 - ps peak to peak - 150 - period jitter rms - 15 - peak to peak - 200 - main clock output (mco) for rmii ethernet cycle to cycle at 50 mhz on 1000 samples -32 - main clock output (mco) for mii ethernet cycle to cycle at 25 mhz on 1000 samples -40 - bit time can jitter cycle to cycle at 1 mhz on 1000 samples -330 - i dd(pll) (4) pll power consumption on vdd vco freq = 192 mhz vco freq = 432 mhz 0.15 0.45 - 0.40 0.75 ma i dda(pll) (4) pll power consumption on vdda vco freq = 192 mhz vco freq = 432 mhz 0.30 0.55 - 0.40 0.85 ma 1. take care of using the appropriate division factor m to obtain the specified pll input clock va lues. the m factor is shared between pll and plli2s. 2. guaranteed by design, not tested in production. 3. the use of 2 plls in parallel could degraded the jitter up to +30%. 4. based on characterization, not tested in production. table 29. main pll characteristics (continued) symbol parameter conditions min typ max unit table 30. plli2s (audio pll) characteristics (1) symbol parameter conditions min typ max unit f plli2s_in plli2s input clock (2) 0.95 (3) 12.1 (3) mhz f plli2s_out plli2s multiplier output clock - - 216 mhz f vco_out plli2s vco output 192 - 432 mhz t lock plli2s lock time vco freq = 192 mhz 75 - 200 s vco freq = 432 mhz 100 - 300 electrical characteristics stm32f205xx, stm32f207xx 82/163 doc id 15818 rev 7 jitter (4) master i2s clock jitter cycle to cycle at 12,343 mhz on 48khz period, n=432, p=4, r=5 rms - 90 - peak to peak - 280 - ps average frequency of 12,343 mhz n=432, p=4, r=5 on 256 samples tbd - tbd ps ws i2s clock jitter cycle to cycle at 48 khz on 1000 samples -400-ps i dd(plli2s) (5) plli2s power consumption on v dd vco freq = 192 mhz vco freq = 432 mhz 0.15 0.45 - 0.40 0.75 ma i dda(plli2s) (5) plli2s power consumption on v dda vco freq = 192 mhz vco freq = 432 mhz 0.30 0.55 - 0.40 0.85 ma 1. tbd stands for ?to be defined?. 2. take care of using the appropriate division factor m to have the specified pll input clock values. 3. guaranteed by design, not tested in production. 4. value given with main pll running. 5. based on characterization, not tested in production. table 30. plli2s (audio pll) characteristics (1) (continued) symbol parameter conditions min typ max unit stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 83/163 5.3.11 pll spread spectrum clock generation (sscg) characteristics the spread spectrum clock generation (sscg) feature allows to reduce electromagnetic interferences (see table 37: emi characteristics ). it is available only on the main pll. equation 1 the frequency mo dulation period (modeper) is gi ven by the equation below: equation 2 equation 2 allows to calculate the increment step (incstep): an amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of modper and incstep. as a result, the achieved modulation depth is quantized. the percentage quantized modulation depth is given by the following formula: figure 34 and figure 35 show the main pll output clock waveforms in center spread and down spread modes, where: f0 is f pll_out nominal. t mode is the modulation period. md is the modulation depth. table 31. sscg parameters constraint symbol parameter min typ max (1) unit f mod modulation frequency - - 10 khz md peak modulation depth 0.5 - 2 dec modeper * incstep - - 2 15 ? 1dec 1. guaranteed by design, not tested in production. modeper round f pll_in 4f mod () ? [] = incstep round 2 15 1 ? () md f vco_out () 100 5 modeper () ? [] = md quantized % modeper incstep 100 5 () 2 15 1 ? () f vco_out () ? = electrical characteristics stm32f205xx, stm32f207xx 84/163 doc id 15818 rev 7 figure 34. pll output clock waveforms in center spread mode figure 35. pll output clock waveforms in down spread mode 5.3.12 memory characteristics flash memory the characteristics are given at t a = ? 40 to 105 c unless otherwise specified. & r e q u e n c y 0 , , ? / 5 4 4 i m e & t m o d e t m o d e m d a i m d & r e q u e n c y 0 , , ? / 5 4 4 i m e & t m o d e t m o d e m d a i table 32. flash memory characteristics (1) 1. tbd stands for ?to be defined?. symbol parameter conditions min max unit i dd supply current read mode f hclk = 120 mhz with 3 wait states, v dd = 3.3 v -100ma write / erase modes f hclk = 120 mhz, v dd = 3.3 v -tbdma stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 85/163 table 33. flash memory programming (1) 1. tbd stands for ?to be defined?. symbol parameter conditions min (2) typ max (2) 2. based on characterization , not tested in production. unit t prog word programming time program/erase parallelism (psize) = x 8/16/32 -16100 (3) 3. the maximum programming time is m easured after 100k erase operations. s t erase16kb sector (16 kb) erase time program/erase parallelism (psize) = x 8 - 400 800 ms program/erase parallelism (psize) = x 16 - 300 600 program/erase parallelism (psize) = x 32 - 250 500 t erase64kb sector (64 kb) erase time program/erase parallelism (psize) = x 8 - 1200 2400 ms program/erase parallelism (psize) = x 16 - 700 1400 program/erase parallelism (psize) = x 32 - 550 1100 t erase128kb sector (128 kb) erase time program/erase parallelism (psize) = x 8 -24 s program/erase parallelism (psize) = x 16 -1.32.6 program/erase parallelism (psize) = x 32 -12 t me mass erase time program/erase parallelism (psize) = x 8 -16tbd s program/erase parallelism (psize) = x 16 -11tbd program/erase parallelism (psize) = x 32 -8tbd v prog programming voltage 32-bit program operation 2.7 - 3.6 v 16-bit program operation 2.1 - 3.6 v 8-bit program operation 1.8 - 3.6 v electrical characteristics stm32f205xx, stm32f207xx 86/163 doc id 15818 rev 7 table 35. flash memory endurance and data retention 5.3.13 emc characteristics susceptibility tests ar e performed on a sample basis during device characterization. functional ems (electromagnetic susceptibility) while a simple application is executed on the device (toggling 2 leds through i/o ports). the device is stressed by two electromagnetic events until a failure occurs. the failure is indicated by the leds: electrostatic discharge (esd) (positive and negative) is applied to all device pins until a functional disturbance occurs. this test is compliant with the iec 61000-4-2 standard. ftb : a burst of fast transient voltage (positive and negative) is applied to v dd and v ss through a 100 pf capacitor, until a functional disturbance occurs. this test is compliant with the iec 61000-4-4 standard. table 34. flash memory programming with v pp (1) 1. tbd stands for ?to be defined?. symbol parameter conditions min (2) typ max (2) 2. guaranteed by design, not tested in production. unit t prog double word programming t a = 0 to +40 c - 16 100 (3) 3. the maximum programming time is m easured after 100k erase operations. s t erase16kb sector (16 kb) erase time - tbd - t erase64kb sector (64 kb) erase time - tbd - t erase128kb sector (128 kb) erase time - tbd - t me mass erase time - 6.8 - v prog programming voltage 2.7 - 3.6 v v pp v pp voltage range 7 - 9 v i pp minimum current sunk on the v pp pin 10 - - ma t vpp (4) 4. v pp should only be connected du ring programming/erasing. cumulative time during which v pp is applied - - 1 hour symbol parameter conditions value unit min (1) 1. based on characterization , not tested in production. n end endurance t a = ?40 to +85 c (6 suffix versions) t a = ?40 to +105 c (7 suffix versions) 10 kcycles t ret data retention 1 kcycle (2) at t a = 85 c 2. cycling performed over t he whole temperature range. 30 years 1 kcycle (2) at t a = 105 c 10 10 kcycles (2) at t a = 55 c 20 stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 87/163 a device reset allows normal operations to be resumed. the test results are given in ta b l e 3 6 . they are based on the ems levels and classes defined in application note an1709. designing hardened software to avoid noise problems emc characterization and optimization are performed at component level with a typical application environment and simplified mcu software. it should be noted that good emc performance is highly dependent on the user application and the software in particular. therefore it is recommended that the user applies emc software optimization and prequalification tests in relation with the emc level requested for his application. software recommendations the software flowchart must include the management of runaway conditions such as: corrupted program counter unexpected reset critical data corruption (control registers...) prequalification trials most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forci ng a low state on the nrst pin or the oscillator pins for 1 second. to complete these trials, esd stress can be applied directly on the device, over the range of specification values. when unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note an1015). electromagnetic interference (emi) the electromagnetic field emitted by the device are monitored while a simple application, executing eembc ? code, is running. this emission te st is compliant wi th sae iec61967-2 standard which specifies the test board and the pin loading. table 36. ems characteristics symbol parameter conditions level/ class v fesd voltage limits to be applied on any i/o pin to induce a functional disturbance v dd = 3.3 v, lqfp100, t a = +25 c, f hclk = 75 mhz, conforms to iec 61000-4-2 2b v eftb fast transient voltage burst limits to be applied through 100 pf on v dd and v ss pins to induce a functional disturbance v dd = 3.3 v, lqfp100, t a = +25 c, f hclk = 75 mhz, conforms to iec 61000-4-2 4a electrical characteristics stm32f205xx, stm32f207xx 88/163 doc id 15818 rev 7 5.3.14 absolute maximum rati ngs (electrical sensitivity) based on three different tests (esd, lu) using specific measurement methods, the device is stressed in order to determine its perfor mance in terms of electrical sensitivity. electrostatic discharge (esd) electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. the sample size depends on the number of supply pins in the device (3 parts (n+1) supply pins). this test conforms to the jesd22-a114/c101 standard. static latch-up two complementary static tests are required on six parts to assess the latch-up performance: a supply overvoltage is applied to each power supply pin a current injection is applied to each input, output and configurable i/o pin table 37. emi characteristics (1) symbol parameter conditions monitored frequency band max vs. [f hse /f cpu ] unit 8/120 mhz s emi peak level v dd = 3.3 v, t a = 25 c, lqfp176 package, conforming to sae j1752/3 eembc, code running with art enabled 0.1 to 30 mhz 21 dbv 30 to 130 mhz 28 130 mhz to 1ghz 31 sae emi level 4 - v dd = 3.3 v, t a = 25 c, lqfp176 package, conforming to sae j1752/3 eembc, code running with art enabled, pll spread spectrum enabled 0.1 to 30 mhz 21 dbv 30 to 130 mhz 15 130 mhz to 1ghz 14 sae emi level 3.5 - 1. tbd stands for ?to be defined?. table 38. esd absolute maximum ratings symbol ratings conditions class maximum value (1) unit v esd(hbm) electrostatic discharge voltage (human body model) t a = +25 c conforming to jesd22-a114 2 2000 (2) v v esd(cdm) electrostatic discharge voltage (charge device model) t a = +25 c conforming to jesd22-c101 ii 500 1. based on characterization results, not tested in production. 2. on v bat pin, v esd(hbm) is limited to 1000 v. stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 89/163 these tests are compliant with eia/jesd 78a ic latch-up standard. 5.3.15 i/o current in jection characteristics as a general rule, current injection to the i/o pins, due to external voltage below v ss or above v dd (for standard, 3 v-capable i/o pins) should be avoided during normal product operation. however, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection a ccidentally happens, susceptibilit y tests are performed on a sample basis during device characterization. functional susceptibilty to i/o current injection while a simple application is executed on the device, the device is stressed by injecting current into the i/o pins programmed in floating input mode. while current is injected into the i/o pin, one at a time, the device is checked for functional failures. the failure is indicated by an out of range parameter: adc error above a certain limit (>5 lsb tue), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation). the test results are given in ta b l e 4 0 . table 39. electrical sensitivities symbol parameter conditions class lu static latch-up class t a = +105 c conforming to jesd78a ii level a table 40. i/o current injection susceptibility symbol description functional susceptibility unit negative injection positive injection i inj injected current on all ft pins ?5 +0 ma injected current on any other pin ?5 +5 electrical characteristics stm32f205xx, stm32f207xx 90/163 doc id 15818 rev 7 5.3.16 i/o port characteristics general input/output characteristics unless otherwise specified, the parameters given in ta bl e 4 1 are derived from tests performed under the conditions summarized in ta b l e 1 0 . all i/os are cmos and ttl compliant. table 41. i/o static characteristics symbol parameter conditions min typ max unit v il input low level voltage ttl ports 2.7 v v dd 3.6 v v ss ?0.3 - 0.8 v v ih (1) tt (2) i/o input high level voltage 2.0 - v dd +0.3 ft (3) i/o input high level voltage 2.0 - 5.5 v il input low level voltage cmos ports 1.8 v v dd 3.6 v v ss ?0.3 - 0.3v dd v ih (1) tt i/o input high level voltage 0.7v dd -3.6 (4) ft i/o input high level voltage -5.2 (4) cmos ports 2.0 v v dd 3.6 v -5.5 (4) v hys i/o schmitt trigger voltage hysteresis (5) -200- mv io ft schmitt trigger voltage hysteresis (5) 5% v dd (4) - - i lkg i/o input leakage current (6) v ss v in v dd -- 1 a i/o ft input leakage current (6) v in = 5v - - 3 r pu weak pull-up equivalent resistor (7) all pins except for pa10 and pb12 v in = v ss 30 40 50 k pa10 and pb12 81115 r pd weak pull-down equivalent resistor all pins except for pa10 and pb12 v in = v dd 30 40 50 pa10 and pb12 81115 c io (8) i/o pin capacitance 5 pf 1. if v ih maximum value cannot be respected, the inject ion current must be limited externally to i inj(pin) maximum value. 2. tt = 3.6 v tolerant. 3. ft = 5 v tolerant. 4. with a minimum of 100 mv. 5. hysteresis voltage between schmitt trigger switching leve ls. based on characterization, not tested in production. 6. leakage could be higher than the maximum value, if negative current is injected on adjacent pins. 7. pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable pmos/nmos. this mos/nmos contribution to the series resistance is minimum (~10% order) . 8. guaranteed by design, not tested in production. stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 91/163 all i/os are cmos and ttl compliant (no software configuration required). their characteristics cover more than the strict cmos-technology or ttl parameters. output driving current the gpios (general purpose input/outputs) can sink or source up to 8 ma, and sink or source 20 ma (with a relaxed v ol /v oh ). in the user application, the number of i/o pins which can drive current must be limited to respect the absolute maxi mum rating specified in section 5.2 : the sum of the currents sourced by all the i/os on v dd, plus the maximum run consumption of the mcu sourced on v dd, cannot exceed the absolute maximum rating i vdd (see ta bl e 8 ). the sum of the currents sunk by all the i/os on v ss plus the maximum run consumption of the mcu sunk on v ss cannot exceed the absolute maximum rating i vss (see ta b l e 8 ). output voltage levels unless otherwise specified, the parameters given in ta bl e 4 2 are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta bl e 1 0 . all i/os are cmos and ttl compliant. table 42. output voltage characteristics (1) 1. pc13, pc14, pc15 and pi8 are supplied through the power switch. since the switch only sinks a limited amount of current (3 ma), the use of gpios pc13 to pc15 and pi8 in output mode is limited: the speed should not exceed 2 mhz with a maximum load of 30 pf and these i/os must not be used as a current source (e.g. to drive an led). symbol parameter conditions min max unit v ol (2) 2. the i io current sunk by the device must always re spect the absolute maximu m rating specified in table 8 and the sum of i io (i/o ports and control pins) must not exceed i vss . output low level voltage for an i/o pin when 8 pins are sunk at same time ttl port i io = +8 ma 2.7 v < v dd < 3.6 v -0.4 v v oh (3) 3. the i io current sourced by the device must always re spect the absolute maximum rating specified in table 8 and the sum of i io (i/o ports and control pins) must not exceed i vdd . output high level voltage for an i/o pin when 8 pins are sourced at same time v dd ?0.4 - v ol (2) output low level voltage for an i/o pin when 8 pins are sunk at same time cmos port i io =+ 8ma 2.7 v < v dd < 3.6 v -0.4 v v oh (3) output high level voltage for an i/o pin when 8 pins are sourced at same time 2.4 - v ol (2)(4) 4. based on characterization data, not tested in production. output low level voltage for an i/o pin when 8 pins are sunk at same time i io = +20 ma 2.7 v < v dd < 3.6 v -1.3 v v oh (3)(4) output high level voltage for an i/o pin when 8 pins are sourced at same time v dd ?1.3 - v ol (2)(4) output low level voltage for an i/o pin when 8 pins are sunk at same time i io = +6 ma 2 v < v dd < 2.7 v -0.4 v v oh (3)(4) output high level voltage for an i/o pin when 8 pins are sourced at same time v dd ?0.4 - electrical characteristics stm32f205xx, stm32f207xx 92/163 doc id 15818 rev 7 input/output ac characteristics the definition and values of input/output ac characteristics are given in figure 36 and ta bl e 4 3 , respectively. unless otherwise specified, the parameters given in ta bl e 4 3 are derived from tests performed under the ambient temperature and v dd supply voltage conditions summarized in ta b l e 1 0 . table 43. i/o ac characteristics (1)(2) ospeedry [1:0] bit value (1) symbol parameter conditions min typ max unit 00 f max(io)out maximum frequency (3) c l = 50 pf, v dd > 2.70 v - - 2 mhz c l = 50 pf, v dd > 1.8 v - - 2 c l = 10 pf, v dd > 2.70 v - - tbd c l = 10 pf, v dd > 1.8 v - - tbd t f(io)out output high to low level fall time c l = 50 pf, v dd = 1.8 v to 3.6 v --tbd ns t r(io)out output low to high level rise time --tbd 01 f max(io)out maximum frequency (3) c l = 50 pf, v dd > 2.70 v - - 25 mhz c l = 50 pf, v dd > 1.8 v - - 12.5 (4) c l = 10 pf, v dd > 2.70 v - - 50 (4) c l = 10 pf, v dd > 1.8 v - - tbd t f(io)out output high to low level fall time c l = 50 pf, v dd < 2.7 v - - tbd ns c l = 10 pf, v dd > 2.7 v - - tbd t r(io)out output low to high level rise time c l = 50 pf, v dd < 2.7 v - - tbd c l = 10 pf, v dd > 2.7 v - - tbd 10 f max(io)out maximum frequency (3) c l = 40 pf, v dd > 2.70 v - - 50 (4) mhz c l = 40 pf, v dd > 1.8 v - - 25 c l = 10 pf, v dd > 2.70 v - - 100 (4) c l = 10 pf, v dd > 1.8 v - - tbd t f(io)out output high to low level fall time c l = 50 pf, 2.4 < v dd < 2.7 v - - tbd ns c l = 10 pf, v dd > 2.7 v - - tbd t r(io)out output low to high level rise time c l = 50 pf, 2.4 < v dd < 2.7 v - - tbd c l = 10 pf, v dd > 2.7 v - - tbd stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 93/163 figure 36. i/o ac characteristics definition 11 f max(io)out maximum frequency (3) c l = 30 pf, v dd > 2.70 v - - 100 (4) mhz c l = 30 pf, v dd > 1.8 v - - 50 (4) c l = 10 pf, v dd > 2.70 v - - 200 (4) c l = 10 pf, v dd > 1.8 v - - tbd t f(io)out output high to low level fall time c l = 20 pf, 2.4 < v dd < 2.7 v - - tbd ns c l = 10 pf, v dd > 2.7 v - - tbd t r(io)out output low to high level rise time c l = 20 pf, 2.4 < v dd < 2.7 v - - tbd c l = 10 pf, v dd > 2.7 v - - tbd -t extipw pulse width of external signals detected by the exti controller 10 - - ns 1. the i/o speed is configured using the ospeedry[1:0] bi ts. refer to the stm32f20/21xxx reference manual for a description of the gpiox_speedr gpio port output speed register. 2. tbd stands for ?to be defined?. 3. the maximum frequency is defined in figure 36 . 4. for maximum frequencies above 50 mhz, the compensation cell should be used. table 43. i/o ac characteristics (1)(2) (continued) ospeedry [1:0] bit value (1) symbol parameter conditions min typ max unit ai14131 10% 90% 50% t r(io)out output ext ernal on 50pf maximum frequency is achieved if (t r + t f ) 2/3)t and if the duty cycle is (45-55%) 10 % 50% 90% when loaded by 50pf t t r(io)out electrical characteristics stm32f205xx, stm32f207xx 94/163 doc id 15818 rev 7 5.3.17 nrst pin characteristics the nrst pin input driver uses cmos techno logy. it is connected to a permanent pull-up resistor, r pu (see ta bl e 4 1 ). unless otherwise specified, the parameters given in ta bl e 4 4 are derived from tests performed under the ambient temperature and v dd supply voltage conditions summarized in ta b l e 1 0 . figure 37. recommended nrst pin protection 2. the reset network protects t he device against par asitic resets. 3. the user must ensure that the level on the nrst pin can go below the v il(nrst) max level specified in table 44 . otherwise the reset is not taken into account by the device. table 44. nrst pin characteristics symbol parameter conditions min typ max unit v il(nrst) (1) 1. guaranteed by design, not tested in production. nrst input low level voltage ?0.5 - 0.8 v v ih(nrst) (1) nrst input high level voltage 2 - v dd +0.5 v hys(nrst) nrst schmitt trigger voltage hysteresis - 200 - mv r pu weak pull-up equivalent resistor (2) 2. the pull-up is designed with a true resistance in seri es with a switchable pmos . this pmos contribution to the series resistance must be minimum (~10% order) . v in = v ss 30 40 50 k v f(nrst) (1) nrst input filtered pulse - - 100 ns v nf(nrst) (1) nrst input not filtered pulse v dd > 2.7 v 300 - - ns t nrst_out generated reset pulse duration internal reset source 20 - - s a i c 3 4 - & x x x 2 0 5 . 2 3 4 6 $ $ & i l t e r ) n t e r n a l 2 e s e t ? & % x t e r n a l r e s e t c i r c u i t stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 95/163 5.3.18 tim time r characteristics the parameters given in ta bl e 4 5 and ta b l e 4 6 are guaranteed by design. refer to section 5.3.16: i/o port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, pwm output). table 45. characteristics of timx connected to the apb1 domain (1) 1. timx is used as a general term to refer to the tim2, tim3, tim4, tim5, tim6, tim7, and tim12 timers. symbol parameter conditions min max unit t res(tim) timer resolution time ahb/apb1 prescaler distinct from 1, f timxclk = 60 mhz 1- t timxclk 16.7 - ns ahb/apb1 prescaler = 1, f timxclk = 30 mhz 1- t timxclk 33.3 - ns f ext timer external clock frequency on ch1 to ch4 f timxclk = 60 mhz apb1= 30 mhz 0 f timxclk /2 mhz 030mhz res tim timer resolution - 16/32 bit t counter 16-bit counter clock period when internal clock is selected 1 65536 t timxclk 0.0167 1092 s 32-bit counter clock period when internal clock is selected 1- t timxclk 0.0167 71582788 s t max_count maximum possible count - 65536 65536 t timxclk -71.6 s electrical characteristics stm32f205xx, stm32f207xx 96/163 doc id 15818 rev 7 5.3.19 communications interfaces i 2 c interface characteristics unless otherwise specified, the parameters given in ta bl e 4 7 are derived from tests performed under the ambient temperature, f pclk1 frequency and v dd supply voltage conditions summarized in ta bl e 1 0 . the stm32f20x and stm32f205xx i 2 c interface meets the requirements of the standard i 2 c communication protocol with the following restrictions: the i/o pins sda and scl are mapped to are not ?true? open-drain. when configured as open-drain, the pmos connected between the i/o pin and v dd is disabled, but is still present. the i 2 c characteristics are described in ta b l e 4 7 . refer also to section 5.3.16: i/o port characteristics for more details on the input/output alternate function characteristics (sda and scl) . table 46. characteristics of timx connected to the apb2 domain (1) 1. timx is used as a general term to refer to the tim1, tim8, tim9, tim10, and tim11 timers. symbol parameter conditions min max unit t res(tim) timer resolution time ahb/apb2 prescaler distinct from 1, f timxclk = 120 mhz 1- t timxclk 8.3 - ns ahb/apb2 prescaler = 1, f timxclk = 60 mhz 1- t timxclk 16.7 - ns f ext timer external clock frequency on ch1 to ch4 f timxclk = 120 mhz apb2 = 60 mhz 0 f timxclk /2 mhz 060mhz res tim timer resolution - 16 bit t counter 16-bit counter clock period when internal clock is selected 1 65536 t timxclk 0.0083 546 s t max_count maximum possible count - 65536 65536 t timxclk - 35.79 s stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 97/163 table 47. i 2 c characteristics symbol parameter standard mode i 2 c (1) 1. guaranteed by design, not tested in production. fast mode i 2 c (1)(2) 2. f pclk1 must be at least 2 mhz to achieve standard mode i 2 c frequencies. it must be at least 4 mhz to achieve fast mode i 2 c frequencies, and a multiple of 10 mhz to reach the 400 khz maximum i 2 c fast mode clock. unit min max min max t w(scll) scl clock low time 4.7 - 1.3 - s t w(sclh) scl clock high time 4.0 - 0.6 - t su(sda) sda setup time 250 - 100 - ns t h(sda) sda data hold time 0 (3) 3. the maximum hold time of the start condition has only to be met if the interface does not stretch the low period of scl signal. -0 (4) 4. the device must internally provide a hold time of at least 300ns for th e sda signal in order to bridge the undefined region of the falling edge of scl. 900 (3) t r(sda) t r(scl) sda and scl rise time - 1000 20 + 0.1c b 300 t f(sda) t f(scl) sda and scl fall time - 300 - 300 t h(sta) start condition hold time 4.0 - 0.6 - s t su(sta) repeated start condition setup time 4.7 - 0.6 - t su(sto) stop condition setup time 4.0 - 0.6 - s t w(sto:sta) stop to start condition time (bus free) 4.7 - 1.3 - s c b capacitive load for each bus line - 400 - 400 pf electrical characteristics stm32f205xx, stm32f207xx 98/163 doc id 15818 rev 7 figure 38. i 2 c bus ac waveforms and measurement circuit 1. measurement points are done at cmos levels: 0.3v dd and 0.7v dd . table 48. scl frequency (f pclk1 = 30 mhz.,v dd = 3.3 v) (1)(2) 1. r p = external pull-up resistance, f scl = i 2 c speed, 2. for speeds around 200 khz, the tole rance on the achieved speed is of 5%. for other speed ranges, the tolerance on the achieved speed 2%. these variations depend on the accuracy of the external components used to design the application. f scl (khz) i2c_ccr value r p = 4.7 k 400 0x8019 300 0x8021 200 0x8032 100 0x0096 50 0x012c 20 0x02ee a i b 3 4 ! 2 4 3 $ ! k ) # b u s k 6 $ $ 6 $ $ 3 4 - & x x 3 $ ! 3 # , t f 3 $ ! t r 3 $ ! 3 # , t h 3 4 ! t w 3 # , ( t w 3 # , , t s u 3 $ ! t r 3 # , t f 3 # , t h 3 $ ! 3 4 ! 2 4 2 % 0 % ! 4 % $ 3 4 ! 2 4 t s u 3 4 ! t s u 3 4 / 3 4 / 0 t w 3 4 / 3 4 ! stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 99/163 i 2 s - spi interface characteristics unless otherwise specified, the parameters given in ta bl e 4 9 for spi or in ta bl e 5 0 for i 2 s are derived from tests performed under the ambient temperature, f pclkx frequency and v dd supply voltage conditions summarized in ta bl e 1 0 . refer to section 5.3.16: i/o port characteristics for more details on the input/output alternate function characteristics (nss, sck, mosi, miso for spi and ws, ck, sd for i 2 s). table 49. spi characteristics (1)(2) 1. remapped spi1 characteristics to be determined. 2. tbd stands for ?to be defined?. symbol parameter conditions min max unit f sck 1/t c(sck) spi clock frequency master mode - 30 mhz slave mode - 30 t r(scl) t f(scl) spi clock rise and fall time capacitive load: c = 30 pf - 8 ns ducy(sck) spi slave input clock duty cycle slave mode 30 70 % t su(nss) (3) 3. based on characterization , not tested in production. nss setup time slave mode 4 t pclk - ns t h(nss) (3) nss hold time slave mode 2 t pclk - t w(sclh) (3) t w(scll) (3) sck high and low time master mode, f pclk = 30 mhz, presc = 4 tbd tbd t su(mi) (3) t su(si) (3) data input setup time master mode 5 - slave mode 5 - t h(mi) (3) t h(si) (3) data input hold time master mode 5 - slave mode 4 - t a(so) (3)(4) 4. min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data. data output access time slave mode, f pclk = 20 mhz 0 3 t pclk t dis(so) (3)(5) 5. min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in hi-z data output disable time slave mode 2 10 t v(so) (3)(1) data output valid time slave mode (after enable edge) - 25 t v(mo) (3)(1) data output valid time master mode (after enable edge) - 5 t h(so) (3) data output hold time slave mode (after enable edge) 15 - t h(mo) (3) master mode (after enable edge) 2 - electrical characteristics stm32f205xx, stm32f207xx 100/163 doc id 15818 rev 7 figure 39. spi timing diagram - slave mode and cpha = 0 figure 40. spi timing diagram - slave mode and cpha = 1 (1) 1. measurement points are done at cmos levels: 0.3v dd and 0.7v dd . ai14134c sck input cpha= 0 mosi input miso out p ut cpha= 0 ms b o u t msb in bi t6 ou t lsb in lsb out cpol=0 cpol=1 bit1 in nss input t su(nss) t c(sck) t h(nss) t a(so) t w(sckh) t w(sckl) t v(so) t h(so) t r(sck) t f(sck) t dis(so) t su(si) t h(si) ai14135 sck input cpha=1 mosi input miso out p ut cpha=1 ms b o u t msb in bi t6 ou t lsb in lsb out cpol=0 cpol=1 bit1 in t su(nss) t c(sck) t h(nss) t a(so) t w(sckh) t w(sckl) t v(so) t h(so) t r(sck) t f(sck) t dis(so) t su(si) t h(si) nss input stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 101/163 figure 41. spi timing diagram - master mode (1) 1. measurement points are done at cmos levels: 0.3v dd and 0.7v dd . ai14136 sck input cpha= 0 mosi outut miso inp ut cpha= 0 ms bin m sb out bi t6 in lsb out lsb in cpol=0 cpol=1 b i t1 out nss input t c(sck) t w(sckh) t w(sckl) t r(sck) t f(sck) t h(mi) high sck input cpha=1 cpha=1 cpol=0 cpol=1 t su(mi) t v(mo) t h(mo) electrical characteristics stm32f205xx, stm32f207xx 102/163 doc id 15818 rev 7 table 50. i 2 s characteristics (1) 1. tbd stands for ?to be defined?. symbol parameter conditions min max unit f ck 1/t c(ck) i 2 s clock frequency master tbd tbd mhz slave 0 tbd t r(ck) t f(ck) i 2 s clock rise and fall time capacitive load c l = 50 pf - tbd ns t v(ws) (2) 2. based on design simulation and/or characte rization results, not tested in production. ws valid time master tbd - t h(ws) (2) ws hold time master tbd - t su(ws) (2) ws setup time slave tbd - t h(ws) (2) ws hold time slave tbd - t w(ckh) (2) t w(ckl) (2) ck high and low time master f pclk = tbd, presc = tbd tbd - t su(sd_mr) (2) t su(sd_sr) (2) data input setup time master receiver slave receiver tbd tbd - t h(sd_mr) (2)(3) t h(sd_sr) (2)(3) 3. depends on f pclk . for example, if f pclk =8 mhz, then t pclk = 1/f plclk =125 ns. data input hold time master receiver slave receiver tbd tbd - t h(sd_mr) (2) t h(sd_sr) (2) data input hold time master f pclk = tbd slave f pclk = tbd tbd tbd - t v(sd_st) (2)(3) data output valid time slave transmitter (after enable edge) - tbd f pclk = tbd - tbd t h(sd_st) (2) data output hold time slave transmitter (after enable edge) tbd - t v(sd_mt) (2)(3) data output valid time master transmitter (after enable edge) - tbd f pclk = tbd tbd tbd t h(sd_mt) (2) data output hold time master transmitter (after enable edge) tbd - stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 103/163 figure 42. i 2 s slave timing diagram (philips protocol) (1) 1. measurement points are done at cmos levels: 0.3 v dd and 0.7 v dd . 2. lsb transmit/receive of the previ ously transmitted byte. no lsb transmi t/receive is sent before the first byte. figure 43. i 2 s master timing diagram (philips protocol) (1) 1. based on characterization , not tested in production. 2. lsb transmit/receive of the previ ously transmitted byte. no lsb transmi t/receive is sent before the first byte. ck inp u t cpol = 0 cpol = 1 t c(ck) w s inp u t s d tr a n s mit s d receive t w(ckh) t w(ckl) t su (w s ) t v( s d_ s t) t h( s d_ s t) t h(w s ) t su ( s d_ s r) t h( s d_ s r) m s b receive bitn receive l s b receive m s b tr a n s mit bitn tr a n s mit l s b tr a n s mit a i14 88 1 b l s b receive (2) l s b tr a n s mit (2) ck o u tp u t cpol = 0 cpol = 1 t c(ck) w s o u tp u t s d receive s d tr a n s mit t w(ckh) t w(ckl) t su ( s d_mr) t v( s d_mt) t h( s d_mt) t h(w s ) t h( s d_mr) m s b receive bitn receive l s b receive m s b tr a n s mit bitn tr a n s mit l s b tr a n s mit a i14 88 4 b t f(ck) t r(ck) t v(w s ) l s b receive (2) l s b tr a n s mit (2) electrical characteristics stm32f205xx, stm32f207xx 104/163 doc id 15818 rev 7 usb otg fs characteristics the usb otg interface is usb-if certified (full-spee d). this interface is present in both the usb otg hs and usb otg fs controllers. table 51. usb otg fs startup time symbol parameter max unit t startup (1) 1. guaranteed by design, not tested in production. usb otg fs transceiver startup time 1 s table 52. usb otg fs dc electrical characteristics symbol parameter conditions min. (1) 1. all the voltages are measured from the local ground potential. typ. max. (1) unit input levels v dd usb otg fs operating voltage 3.0 (2) 2. the stm32f20x and stm32f205xx usb otg fs functi onality is ensured down to 2.7 v but not the full usb otg fs electrical c haracteristics which are degraded in the 2.7-to-3.0 v v dd voltage range. -3.6v v di (3) 3. guaranteed by design, not tested in production. differential input sensitivity i(usb_fs_dp/dm, usb_hs_dp/dm) 0.2 - - v v cm (3) differential common mode range includes v di range 0.8 - 2.5 v se (3) single ended receiver threshold 1.3 - 2.0 output levels v ol static output level low r l of 1.5 k to 3.6 v (4) 4. r l is the load connected on the usb otg fs drivers --0.3 v v oh static output level high r l of 15 k to v ss (4) 2.8 - 3.6 r pd pa11, pa12, pb14, pb15 (usb_fs_dp/dm, usb_hs_dp/dm) v in = v dd 17 21 24 k pa9, pb13 (otg_fs_vbus, otg_hs_vbus) 0.65 1.1 2.0 r pu pa12, pb15 (usb_fs_dp, usb_hs_dp) v in = v ss 1.5 1.8 2.1 pa9, pb13 (otg_fs_vbus, otg_hs_vbus) v in = v ss 0.25 0.37 0.55 stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 105/163 figure 44. usb otg fs timings: definiti on of data signal rise and fall time usb hs characteristics ta bl e 5 4 shows the usb hs operating voltage. table 53. usb otg fs electrical characteristics (1) 1. guaranteed by design, not tested in production. driver characteristics symbol parameter conditions min max unit t r rise time (2) 2. measured from 10% to 90% of the data signal. for more detailed informations, please refer to usb specification - chapt er 7 (version 2.0). c l = 50 pf 420ns t f fall time (2) c l = 50 pf 4 20 ns t rfm rise/ fall time matching t r /t f 90 110 % v crs output signal crossover voltage 1.3 2.0 v table 54. usb hs dc electrical characteristics symbol parameter min. (1) 1. all the voltages are measured from the local ground potential. max. (1) unit input level v dd ethernet operating voltage 2.7 3.6 v table 55. clock timing parameters parameter (1) 1. guaranteed by design, not tested in production. symbol min nominal max unit frequency (first transition) 8-bit 10% f start_8bit 54 60 66 mhz frequency (steady state) 500 ppm f steady 59.97 60 60.03 mhz duty cycle (first transition) 8-bit 10% d start_8bit 40 50 60 % duty cycle (steady state) 500 ppm d steady 49.975 50 50.025 % time to reach the stea dy state frequency and duty cycle after the first transition t steady --1.4ms clock startup time after the de-assertion of suspendm peripheral t start_dev --5.6 ms host t start_host --- phy preparation time after the first transition of the input clock t prep ---s ai14137 t f differen tial data lines v ss v cr s t r crossover points electrical characteristics stm32f205xx, stm32f207xx 106/163 doc id 15818 rev 7 figure 45. ulpi timing diagram ethernet characteristics ta bl e 5 7 shows the ethernet operating voltage. ta bl e 5 8 gives the list of ethernet mac signals for the smi (station management interface) and figure 46 shows the corresponding timing diagram. table 56. ulpi timing parameter symbol value (1) 1. v dd = 2.7 v to 3.6 v and t a = ?40 to 85 c. unit min. max. output clock setup time (control in) t sc , t sd -6.0ns hold time (control in) t hc , t hd 0.0 - ns output delay (control out) t dc , t dd -9.0ns input clock (optional) setup time (control in) t sc , t sd -3.0ns hold time (control in) t hc , t hd 1.5 - ns output delay (control out) t dc , t dd -6.0ns table 57. ethernet dc electrical characteristics symbol parameter min. (1) 1. all the voltages are measured from the local ground potential. max. (1) unit input level v dd ethernet operating voltage 2.7 3.6 v # l o c k # o n t r o l ) n s t p d a t a ) n b i t # o n t r o l o u t d i r n x t d a t a o u t b i t d a t a o u t b i t t $ $ $ t $ $ $ t $ $ t $ # t $ # t ( $ t 3 $ t ( # t 3 # a i b stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 107/163 figure 46. ethernet smi timing diagram ta bl e 5 9 gives the list of ethernet mac signals for the rmii and figure 47 shows the corresponding timing diagram. figure 47. ethernet rmii timing diagram table 58. dynamics characteristics: ethernet mac signals for smi (1) 1. tbd stands for ?to be defined?. symbol rating min typ max unit t mdc mdc cycle time (1.71 mhz, ahb = 72 mhz) tbd tbd tbd ns t d(mdio) mdio write data valid time tbd tbd tbd ns t su(mdio) read data setup time tbd tbd tbd ns t h(mdio) read data hold time tbd tbd tbd ns table 59. dynamics characteristics: ethernet mac signals for rmii (1) 1. tbd stands for ?to be defined?. symbol rating min typ max unit t su(rxd) receive data setup time tbd tbd tbd ns t ih(rxd) receive data hold time tbd tbd tbd ns t su(crs) carrier sense set-up time tbd tbd tbd ns t ih(crs) carrier sense hold time tbd tbd tbd ns t d(txen) transmit enable valid delay time 0 9.6 21.9 ns t d(txd) transmit data valid delay time 0 9.9 21 ns eth_mdc eth_mdio(o) eth_mdio(i) t mdc t d(mdio) t su (mdio) t h(mdio) a i15666c rmii_ref_clk rmii_tx_en rmii_txd[1:0] rmii_rxd[1:0] rmii_crs_dv t d(txen) t d(txd) t su(rxd) t su(crs) t ih(rxd) t ih(crs) ai15667 electrical characteristics stm32f205xx, stm32f207xx 108/163 doc id 15818 rev 7 ta bl e 6 0 gives the list of ethernet mac signals for mii and figure 47 shows the corresponding timing diagram. figure 48. ethernet mii timing diagram can (controller area network) interface refer to section 5.3.16: i/o port characteristics for more details on the input/output alternate function characteristics (cantx and canrx). table 60. dynamics characteristics: ethernet mac signals for mii (1) 1. tbd stands for ?to be defined?. symbol rating min typ max unit t su(rxd) receive data setup time tbd tbd tbd ns t ih(rxd) receive data hold time tbd tbd tbd ns t su(dv) data valid setup time tbd tbd tbd ns t ih(dv) data valid hold time tbd tbd tbd ns t su(er) error setup time tbd tbd tbd ns t ih(er) error hold time tbd tbd tbd ns t d(txen) transmit enable valid delay time 13.4 15.5 17.7 ns t d(txd) transmit data valid delay time 12.9 16.1 19.4 ns mii_rx_clk mii_rxd[3:0] mii_rx_dv mii_rx_er t d(txen) t d(txd) t su(rxd) t su(er) t su(dv) t ih(rxd) t ih(er) t ih(dv) ai15668 mii_tx_clk mii_tx_en mii_txd[3:0] stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 109/163 5.3.20 12-bit adc characteristics unless otherwise specified, the parameters given in ta bl e 6 1 are derived from tests performed under the ambient temperature, f pclk2 frequency and v dda supply voltage conditions summarized in ta bl e 1 0 . table 61. adc characteristics (1) symbol parameter conditions min typ max unit v dda power supply 1.8 (2) -3.6v v ref+ positive reference voltage 1.8 (2)(3) -v dda v f adc adc clock frequency v dda = 1.8 (2) to 2.4 v 0.6 - 15 mhz v dda = 2.4 to 3.6 v 0.6 - 30 mhz f trig (4) external trigger frequency f adc = 30 mhz - - 823 khz --171/f adc v ain conversion voltage range (5) 0 (v ssa or v ref- tied to ground) -v ref+ v r ain (4) external input impedance see equation 1 for details --50k r adc (4)(6) sampling switch resistance 1.5 - 6 k c adc (4) internal sample and hold capacitor 4-tbdpf t lat (4) injection trigger conversion latency f adc = 30 mhz - - 0.100 s --3 (7) 1/f adc t latr (4) regular trigger conversion latency f adc = 30 mhz - - 0.067 s --2 (7) 1/f adc t s (4) sampling time f adc = 30 mhz 0.100 - 16 s 3 - 480 1/f adc t stab (4) power-up time - 2 3 s t conv (4) total conversion time (including sampling time) f adc = 30 mhz 12-bit resolution 0.5 - 16.40 s f adc = 30 mhz 10-bit resolution 0.43 - 16.34 s f adc = 30 mhz 8-bit resolution 0.37 - 16.27 s f adc = 30 mhz 6-bit resolution 0.3 - 16.20 s 9 to 492 (t s for sampling +n-bit re solution for successive approximation) 1/f adc electrical characteristics stm32f205xx, stm32f207xx 110/163 doc id 15818 rev 7 equation 1: r ain max formula the formula above ( equation 1 ) is used to determine the maximum external impedance allowed for an error below 1/4 of lsb. n = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the adc_smpr1 register. f s (4) sampling rate (f adc = 30 mhz) 12-bit resolution single adc --2msps 12-bit resolution interleave dual adc mode --4msps 12-bit resolution interleave triple adc mode --6msps i vref+ (4) adc v ref dc current consumption in conversion mode f adc = 30 mhz 3 sampling time 12-bit resolution - 300 500 a f adc = 30 mhz 480 sampling time 12-bit resolution --tbda i dda (4) adc vdda dc current consumption in conversion mode f adc = 30 mhz 3 sampling time 12-bit resolution -1.61.8 ma f adc = 30 mhz 480 sampling time 12-bit resolution --tbd 1. tbd stands for ?to be defined?. 2. if irroff is set to v dd , this value can be lowered to 1.65 v when the device operates in a reduced temperature range. 3. it is recommended to maintain the voltage difference between v ref+ and v dda below 1.8 v. 4. based on characterization, not tested in production. 5. v ref+ is internally connected to v dda and v ref- is internally connected to v ssa . 6. r adc maximum value is given for v dd =1.8 v, and minimum value for v dd =3.3 v. 7. for external triggers, a delay of 1/f pclk2 must be added to the latency specified in table 61 . table 61. adc characteristics (1) (continued) symbol parameter conditions min typ max unit r ain k0.5 ? () f adc c adc 2 n 2 + () ln -------------------------------------------------------------- r adc ? = stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 111/163 a note: adc accuracy vs. negative injection current: injecting a negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. it is recommended to add a schottky diode (pin to ground) to standard analog pins which may potentially inject negative currents. any positive injectio n current within the limits specified for i inj(pin) and i inj(pin) in section 5.3.16 does not affect the adc accuracy. figure 49. adc accura cy characteristics 1. example of an actual transfer curve. 2. ideal transfer curve. 3. end point correlation line. 4. e t = total unadjusted error: maximum deviation be tween the actual and the ideal transfer curves. eo = offset error: deviation between the fi rst actual transition and the first ideal one. eg = gain error: deviation between the last ideal transition and the last actual one. ed = differential linearity error: maximum dev iation between actual steps and the ideal one. el = integral linearity error: maximum deviati on between any actual tr ansition and the end point correlation line. table 62. adc accuracy (1) 1. better performance could be achieved in restricted v dd , frequency and temperature ranges. symbol parameter test conditions typ max (2) 2. based on characterization , not tested in production. unit et total unadjusted error f pclk2 = 60 mhz, f adc = 30 mhz, r ain < 10 k , v dda = 1.8 (3) to 3.6 v 3. if irroff is set to v dd , this value can be lowered to 1.65 v when the device operates in a reduced temperature range. 2 5 lsb eo offset error 1.5 2.5 eg gain error 1.5 3 ed differential linearity error 1 2 el integral linearity error 1.5 3 % / % ' , 3 " ) $ % ! , % 4 % $ % , 6 $ $ ! 6 3 3 ! a i c 6 2 % & o r d e p e n d i n g o n p a c k a g e = 6 $ $ ! ; , 3 " ) $ % ! , electrical characteristics stm32f205xx, stm32f207xx 112/163 doc id 15818 rev 7 figure 50. typical connection diagram using the adc 1. refer to ta b l e 6 1 for the values of r ain , r adc and c adc . 2. c parasitic represents the capacitance of the pcb (dependent on soldering and pcb layout quality) plus the pad capacitance (roughly 7 pf). a high c parasitic value downgrades conversion ac curacy. to remedy this, f adc should be reduced. a i175 3 4 s tm 3 2f v dd ainx i l 1 a 0.6 v v t r ain (1) c p a r as itic v ain 0.6 v v t r adc (1) c adc (1) 12- b it converter sa mple a nd hold adc converter stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 113/163 general pcb design guidelines power supply decoupling should be performed as shown in figure 51 or figure 52 , depending on whether v ref+ is connected to v dda or not. the 10 nf capacitors should be ceramic (good quality). they should be placed them as close as possible to the chip. figure 51. power supply and reference decoupling (v ref+ not connected to v dda ) 1. v ref+ and v ref? inputs are available only on 100-pin packages. figure 52. power supply and reference decoupling (v ref+ connected to v dda ) 1. v ref+ and v ref? inputs are available only on 100-pin packages. v ref+ s tm 3 2f v dda v ss a /v ref- 1 f // 10 nf 1 f // 10 nf a i175 3 5 ( s ee note 1) ( s ee note 1) v ref+ /v dda s tm 3 2f 1 f // 10 nf v ref? /v ss a a i175 3 6 ( s ee note 1) ( s ee note 1) electrical characteristics stm32f205xx, stm32f207xx 114/163 doc id 15818 rev 7 5.3.21 dac electrical characteristics table 63. dac characteristics symbol parameter min typ max unit comments v dda analog supply voltage 1.8 (1) -3.6 v v ref+ reference supply voltage 1.8 (1) -3.6vv ref+ v dda v ssa ground 0 - 0 v r load (2) resistive load with buffer on 5 - - k r o (2) impedance output with buffer off -- 15 k when the buffer is off, the minimum resistive load between dac_out and v ss to have a 1% accuracy is 1.5 m c load (2) capacitive load - - 50 pf maximum capacitive load at dac_out pin (when the buffer is on). dac_out min (2) lower dac_out voltage with buffer on 0.2 - - v it gives the maximum output excursion of the dac. it corresponds to 12-bit input code (0x0e0) to (0xf1c) at v ref+ = 3.6 v and (0x1c7) to (0xe38) at v ref+ = 1.8 v dac_out max (2) higher dac_out voltage with buffer on --v dda ? 0.2 v dac_out min (2) lower dac_out voltage with buffer off -0.5 - mv it gives the maximum output excursion of the dac. dac_out max (2) higher dac_out voltage with buffer off --v ref+ ? 1lsb v i vref+ (3) dac dc v ref current consumption in quiescent mode (standby mode) - 170 240 a with no load, worst code (0x800) at v ref+ = 3.6 v in terms of dc consumption on the inputs -50 75 with no load, worst code (0xf1c) at v ref+ = 3.6 v in terms of dc consumption on the inputs i dda (3) dac dc vdda current consumption in quiescent mode (standby mode) - 280 380 a with no load, middle code (0x800) on the inputs - 475 625 a with no load, worst code (0xf1c) at v ref+ = 3.6 v in terms of dc consumption on the inputs dnl (3) differential non linearity difference between two consecutive code-1lsb) -- 0.5 lsb given for the dac in 10-bit configuration. -- 2 lsb given for the dac in 12-bit configuration. stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 115/163 inl (3) integral non linearity (difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 1023) -- 1 lsb given for the dac in 10-bit configuration. -- 4 lsb given for the dac in 12-bit configuration. offset (3) offset error (difference between measured value at code (0x800) and the ideal value = v ref+ /2) -- 10 mv given for the dac in 12-bit configuration -- 3 lsb given for the dac in 10-bit at v ref+ = 3.6 v -- 12lsb given for the dac in 12-bit at v ref+ = 3.6 v gain error (3) gain error - - 0.5 % given for the dac in 12-bit configuration t settling (3) settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when dac_out reaches final value 4lsb -3 6 s c load 50 pf, r load 5 k thd (3) total harmonic distortion buffer on -- - db c load 50 pf, r load 5 k update rate (2) max frequency for a correct dac_out change when small variation in the input code (from code i to i+1lsb) -- 1 ms/s c load 50 pf, r load 5 k t wakeup (3) wakeup time from off state (setting the enx bit in the dac control register) -6.5 10 s c load 50 pf, r load 5 k input code between lowest and highest possible ones. psrr+ (2) power supply rejection ratio (to v dda ) (static dc measurement) - ?67 ?40 db no r load , c load = 50 pf 1. if irroff is set to v dd , this value can be lowered to 1.65 v when the device operates in a reduced temperature range. 2. guaranteed by design, not tested in production. 3. guaranteed by characterizati on, not tested in production. table 63. dac characteristics (continued) symbol parameter min typ max unit comments electrical characteristics stm32f205xx, stm32f207xx 116/163 doc id 15818 rev 7 figure 53. 12-bit buffered /non-buffered dac 1. the dac integrates an output buffer that can be used to r educe the output impedance and to dr ive external loads directly without the use of an external operational amplifier. the buffer can be bypassed by configuring the boffx bit in the dac_cr register. 5.3.22 temperature sen sor characteristics 5.3.23 v bat monitoring characteristics r load c load b u ffered/non- bu ffered dac dacx_out b u ffer(1) 12- b it digit a l to a n a log converter a i17157 table 64. ts characteristics symbol parameter min typ max unit t l (1) 1. based on characterization , not tested in production. v sense linearity with temperature - 1 2c avg_slope (1) average slope - 2.5 mv/c v 25 (1) voltage at 25 c - 0.76 v t start (2) 2. guaranteed by design, not tested in production. startup time - 6 10 s t s_temp (3)(2) 3. shortest sampling time can be determined in the application by multiple iterations. adc sampling time when reading the temperature 1c accuracy 10 - - s table 65. v bat monitoring characteristics symbol parameter min typ max unit r resistor bridge for v bat -50-k q ratio on v bat measurement - 2 - er (1) 1. guaranteed by design, not tested in production. error on q ?1 - +1 % t s_vbat (2)(2) 2. shortest sampling time can be determined in the application by multiple iterations. adc sampling time when reading the v bat 1mv accuracy 5- -s stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 117/163 5.3.24 embedded reference voltage the parameters given in ta bl e 6 6 are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta b l e 1 0 . 5.3.25 fsmc characteristics asynchronous waveforms and timings figure 54 through figure 57 represent asynchronous waveforms and ta b l e 6 7 through ta bl e 7 0 provide the corresponding timings. the results shown in these tables are obtained with the following fsmc configuration: addresssetuptime = 0 addressholdtime = 1 datasetuptime = 1 table 66. embedded internal reference voltage symbol parameter conditions min typ max unit v refint internal reference voltage ?40 c < t a < +105 c 1.18 1.21 1.24 v t s_vrefint (1) 1. shortest sampling time can be determined in the application by multiple iterations. adc sampling time when reading the internal reference voltage 10 - - s v rerint_s (2) 2. guaranteed by design, not tested in production. internal reference voltage spread over the temperature range v dd = 3 v - 3 5 mv t coeff (2) temperature coefficient - 30 50 ppm/c t start (2) startup time - 6 10 s electrical characteristics stm32f205xx, stm32f207xx 118/163 doc id 15818 rev 7 figure 54. asynchronous non-multiplexed sram/psram/nor read waveforms 1. mode 2/b, c and d only. in mode 1, fsmc_nadv is not used. table 67. asynchronous non-multiplexed sram/psram/nor read timings (1) (2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(ne) fsmc_ne low time 5t hclk ? 1.5 5t hclk + 2 ns t v(noe_ne) fsmc_nex low to fsmc_noe low 0.5 1.5 ns t w(noe) fsmc_noe low time 5t hclk ? 1.5 5t hclk + 1.5 ns t h(ne_noe) fsmc_noe high to fsmc_ne high hold time ?1.5 ns t v(a_ne) fsmc_nex low to fsmc_a valid 7 ns t h(a_noe) address hold time after fsmc_noe high 0.1 ns t v(bl_ne) fsmc_nex low to fsmc_bl valid 0 ns t h(bl_noe) fsmc_bl hold time after fsmc_noe high 0 ns t su(data_ne) data to fsmc_nex high setup time 2t hclk + 25 ns t su(data_noe) data to fsmc_noex high setup time 2t hclk + 25 ns t h(data_noe) data hold time after fsmc_noe high 0 ns t h(data_ne) data hold time after fsmc_nex high 0 ns t v(nadv_ne) fsmc_nex low to fsmc_nadv low 5 ns t w(nadv) fsmc_nadv low time t hclk + 1.5 ns $ a t a & 3 - # ? . % & 3 - # ? . " , ; = & 3 - # ? $ ; = t v " , ? . % t h $ a t a ? . % & 3 - # ? . / % ! d d r e s s & 3 - # ? ! ; = t v ! ? . % & 3 - # ? . 7 % t s u $ a t a ? . % t w . % a i c w . / % t t v . / % ? . % t h . % ? . / % t h $ a t a ? . / % t h ! ? . / % t h " , ? . / % t s u $ a t a ? . / % & 3 - # ? . ! $ 6 t v . ! $ 6 ? . % t w . ! $ 6 stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 119/163 figure 55. asynchronous non-multiplexed sram/psram/nor write waveforms 1. mode 2/b, c and d only. in mode 1, fsmc_nadv is not used. table 68. asynchronous non-multiplexed sram/psram/nor write timings (1)(2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(ne) fsmc_ne low time 3t hclk ? 1 3t hclk + 2 ns t v(nwe_ne) fsmc_nex low to fsmc_nwe low t hclk ? 0.5 t hclk + 1.5 ns t w(nwe) fsmc_nwe low time t hclk ? 0.5 t hclk + 1.5 ns t h(ne_nwe) fsmc_nwe high to fsmc_ne high hold time t hclk ns t v(a_ne) fsmc_nex low to fsmc_a valid 7.5 ns t h(a_nwe) address hold time after fsmc_nwe high t hclk ns t v(bl_ne) fsmc_nex low to fsmc_bl valid 1.5 ns t h(bl_nwe) fsmc_bl hold time after fsmc_nwe high t hclk ? 0.5 ns t v(data_ne) fsmc_nex low to data valid t hclk + 7 ns t h(data_nwe) data hold time afte r fsmc_nwe high t hclk ns t v(nadv_ne) fsmc_nex low to fsmc_nadv low 5.5 ns t w(nadv) fsmc_nadv low time t hclk + 1.5 ns nbl data fsmc_nex fsmc_nbl[1:0] fsmc_d[15:0] t v(bl_ne) t h(data_nwe) fsmc_noe address fsmc_a[25:0] t v(a_ne) t w(nwe) fsmc_nwe t v(nwe_ne) t h(ne_nwe) t h(a_nwe) t h(bl_nwe) t v(data_ne) t w(ne) ai14990 fsmc_nadv (1) t v(nadv_ne) t w(nadv) electrical characteristics stm32f205xx, stm32f207xx 120/163 doc id 15818 rev 7 figure 56. asynchronous multiplexed psram/nor read waveforms table 69. asynchronous multiplexed psram/nor read timings (1)(2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(ne) fsmc_ne low time 7t hclk ? 2 7t hclk + 2 ns t v(noe_ne) fsmc_nex low to fsmc_noe low 3t hclk ? 0.5 3t hclk + 1.5 ns t w(noe) fsmc_noe low time 4t hclk ? 1 4t hclk + 2 ns t h(ne_noe) fsmc_noe high to fsmc_ne high hold time ?1 ns t v(a_ne) fsmc_nex low to fsmc_a valid 0 ns t v(nadv_ne) fsmc_nex low to fsmc_nadv low 3 5 ns t w(nadv) fsmc_nadv low time t hclk ?1.5 t hclk + 1.5 ns t h(ad_nadv) fsmc_ad (address) valid hold time after fsmc_nadv high t hclk ns t h(a_noe) address hold time after fsmc_noe high t hclk ns t h(bl_noe) fsmc_bl hold time after fsmc_noe high 0 ns t v(bl_ne) fsmc_nex low to fsmc_bl valid 0 ns t su(data_ne) data to fsmc_nex high setup time 2t hclk + 24 ns t su(data_noe) data to fsmc_noe high setup time 2t hclk + 25 ns t h(data_ne) data hold time after fsmc_nex high 0 ns t h(data_noe) data hold time after fsmc_noe high 0 ns nbl data fsmc_nbl[1:0] fsmc_ ad[15:0] t v(bl_ne) t h(data_ne) address fsmc_a[25:16] t v(a_ne) fsmc_nwe t v(a_ne) ai14892b address fsmc_nadv t v(nadv_ne) t w(nadv) t su(data_ne) t h(ad_nadv) fsmc_ne fsmc_noe t w(ne) t w(noe) t v(noe_ne) t h(ne_noe) t h(a_noe) t h(bl_noe) t su(data_noe) t h(data_noe) stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 121/163 figure 57. asynchronous multiplexed psram/nor write waveforms table 70. asynchronous multiplexed psram/nor write timings (1)(2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(ne) fsmc_ne low time 5t hclk ? 1 5t hclk + 2 ns t v(nwe_ne) fsmc_nex low to fsmc_nwe low 2t hclk 2t hclk + 1 ns t w(nwe) fsmc_nwe low time 2t hclk ? 1 2t hclk + 2 ns t h(ne_nwe) fsmc_nwe high to fsmc_ne high hold time t hclk ? 1 ns t v(a_ne) fsmc_nex low to fsmc_a valid 7 ns t v(nadv_ne) fsmc_nex low to fsmc_nadv low 3 5 ns t w(nadv) fsmc_nadv low time t hclk ? 1 t hclk + 1 ns t h(ad_nadv) fsmc_ad (address) valid hold time after fsmc_nadv high t hclk ? 3 ns t h(a_nwe) address hold time after fsmc_nwe high 4t hclk ns t v(bl_ne) fsmc_nex low to fsmc_bl valid 1.6 ns t h(bl_nwe) fsmc_bl hold time after fsmc_nwe high t hclk ? 1.5 ns t v(data_nadv) fsmc_nadv high to data valid t hclk + 1.5 ns t h(data_nwe) data hold time after fsmc_nwe high t hclk ? 5 ns nbl data fsmc_nex fsmc_nbl[1:0] fsmc_ ad[15:0] t v(bl_ne) t h(data_nwe) fsmc_noe address fsmc_a[25:16] t v(a_ne) t w(nwe) fsmc_nwe t v(nwe_ne) t h(ne_nwe) t h(a_nwe) t h(bl_nwe) t v(a_ne) t w(ne) ai14891b address fsmc_nadv t v(nadv_ne) t w(nadv) t v(data_nadv) t h(ad_nadv) electrical characteristics stm32f205xx, stm32f207xx 122/163 doc id 15818 rev 7 synchronous waveforms and timings figure 58 through figure 61 represent synchronous waveforms and ta bl e 7 2 through ta bl e 7 4 provide the corresponding timings. the results shown in these tables are obtained with the following fsmc configuration: burstaccessmode = fsmc_burstaccessmode_enable; memorytype = fsmc_memorytype_cram; writeburst = fsmc_writeburst_enable; clkdivision = 1; (0 is not supported, see the stm32f20xxx/21xxx reference manual) datalatency = 1 for nor flash; datalatency = 0 for psram figure 58. synchronous multiplexed nor/psram read timings & 3 - # ? # , + & 3 - # ? . % x & 3 - # ? . ! $ 6 & 3 - # ? ! ; = & 3 - # ? . / % & 3 - # ? ! $ ; = ! $ ; = $ $ & 3 - # ? . 7 ! ) 4 7 ! ) 4 # & ' b 7 ! ) 4 0 / , b & 3 - # ? . 7 ! ) 4 7 ! ) 4 # & ' b 7 ! ) 4 0 / , b t w # , + t w # , + $ a t a l a t e n c y " 5 3 4 5 2 . t d # , + , . % x , t d # , + , . % x ( t d # , + , . ! $ 6 , t d # , + , ! 6 t d # , + , . ! $ 6 ( t d # , + , ! ) 6 t d # , + , . / % , t d # , + , . / % ( t d # , + , ! $ 6 t d # , + , ! $ ) 6 t s u ! $ 6 # , + ( t h # , + ( ! $ 6 t s u ! $ 6 # , + ( t h # , + ( ! $ 6 t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 a i g stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 123/163 table 71. synchronous multiplexed nor/psram read timings (1)(2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(clk) fsmc_clk period 16.6 ns t d(clkl-nexl) fsmc_clk low to fsmc_nex low (x = 0...2) 1.5 ns t d(clkl-nexh) fsmc_clk low to fsmc_nex high (x = 0...2) t hclk + 2 ns t d(clkl-nadvl) fsmc_clk low to fsmc_nadv low 4 ns t d(clkl-nadvh) fsmc_clk low to fsmc_nadv high 5 ns t d(clkl-av) fsmc_clk low to fsmc_ax valid (x = 16...25) 0 ns t d(clkl-aiv) fsmc_clk low to fsmc_ax invalid (x = 16...25) t hclk + 2 ns t d(clkl-noel) fsmc_clk low to fsmc_noe low t hclk +1 ns t d(clkl-noeh) fsmc_clk low to fsmc_noe high t hclk + 0.5 ns t d(clkl-adv) fsmc_clk low to fsmc_ad[15:0] valid 12 ns t d(clkl-adiv) fsmc_clk low to fsmc_ad[15:0] invalid 0 ns t su(adv-clkh) fsmc_a/d[15:0] valid data before fsmc_clk high 6 ns t h(clkh-adv) fsmc_a/d[15:0] valid data after fsmc_clk high t hclk ? 10 ns t su(nwaitv-clkh) fsmc_nwait valid before fsmc_clk high 8 ns t h(clkh-nwaitv) fsmc_nwait valid after fsmc_clk high 2 ns electrical characteristics stm32f205xx, stm32f207xx 124/163 doc id 15818 rev 7 figure 59. synchronous multiplexed psram write timings & 3 - # ? # , + & 3 - # ? . % x & 3 - # ? . ! $ 6 & 3 - # ? ! ; = & 3 - # ? . 7 % & 3 - # ? ! $ ; = ! $ ; = $ $ & 3 - # ? . 7 ! ) 4 7 ! ) 4 # & ' b 7 ! ) 4 0 / , b t w # , + t w # , + $ a t a l a t e n c y " 5 3 4 5 2 . t d # , + , . % x , t d # , + , . % x ( t d # , + , . ! $ 6 , t d # , + , ! 6 t d # , + , . ! $ 6 ( t d # , + , ! ) 6 t d # , + , . 7 % ( t d # , + , . 7 % , t d # , + , . " , ( t d # , + , ! $ 6 t d # , + , ! $ ) 6 t d # , + , $ a t a t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 a i f t d # , + , $ a t a & 3 - # ? . " , stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 125/163 table 72. synchronous multiplexed psram write timings (1)(2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(clk) fsmc_clk period 16.6 ns t d(clkl-nexl) fsmc_clk low to fsmc_nex low (x = 0...2) 2 ns t d(clkl-nexh) fsmc_clk low to fsmc_nex high (x = 0...2) t hclk + 2 ns t d(clkl-nadvl) fsmc_clk low to fsmc_nadv low 4 ns t d(clkl-nadvh) fsmc_clk low to fsmc_nadv high 5 ns t d(clkl-av) fsmc_clk low to fsmc_ax valid (x = 16...25) 0 ns t d(clkl-aiv) fsmc_clk low to fsmc_ax invalid (x = 16...25) t ck + 2 ns t d(clkl-nwel) fsmc_clk low to fsmc_nwe low 1 ns t d(clkl-nweh) fsmc_clk low to fsmc_nwe high t hclk +1 ns t d(clkl-adv) fsmc_clk low to fsmc_ad[15:0] valid 12 ns t d(clkl-adiv) fsmc_clk low to fsmc_ad[15:0] invalid 3 ns t d(clkl-data) fsmc_a/d[15:0] valid after fsmc_clk low 6 ns t su(nwaitv-clkh) fsmc_nwait valid before fsmc_clk high 7 ns t h(clkh-nwaitv) fsmc_nwait valid after fsmc_clk high 2 ns t d(clkl-nblh) fsmc_clk low to fsmc_nbl high 1 ns electrical characteristics stm32f205xx, stm32f207xx 126/163 doc id 15818 rev 7 figure 60. synchronous non-multiplexed nor/psram read timings table 73. synchronous non-multiplexed nor/psram read timings (1)(2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(clk) fsmc_clk period 16.6 ns t d(clkl-nexl) fsmc_clk low to fsmc_nex low (x = 0...2) 1.5 ns t d(clkl-nexh) fsmc_clk low to fsmc_nex high (x = 0...2) t hclk + 2 ns t d(clkl-nadvl) fsmc_clk low to fsmc_nadv low 4 ns t d(clkl-nadvh) fsmc_clk low to fsmc_nadv high 5 ns t d(clkl-av) fsmc_clk low to fsmc_ax valid (x = 0...25) 0 ns t d(clkl-aiv) fsmc_clk low to fsmc_ax invalid (x = 0...25) t hclk + 4 ns t d(clkl-noel) fsmc_clk low to fsmc_noe low t hclk + 1.5 ns t d(clkl-noeh) fsmc_clk low to fsmc_noe high t hclk + 1.5 ns t su(dv-clkh) fsmc_d[15:0] valid data bef ore fsmc_clk high 6.5 ns t h(clkh-dv) fsmc_d[15:0] valid data after fsmc_clk high 7 ns t su(nwaitv-clkh) fsmc_nwait valid before fsmc_smclk high 7 ns t h(clkh-nwaitv) fsmc_nwait valid after fsmc_clk high 2 ns & 3 - # ? # , + & 3 - # ? . % x & 3 - # ? ! ; = & 3 - # ? . / % & 3 - # ? $ ; = $ $ & 3 - # ? . 7 ! ) 4 7 ! ) 4 # & ' b 7 ! ) 4 0 / , b & 3 - # ? . 7 ! ) 4 7 ! ) 4 # & ' b 7 ! ) 4 0 / , b t w # , + t w # , + $ a t a l a t e n c y " 5 3 4 5 2 . t d # , + , . % x , t d # , + , . % x ( t d # , + , ! 6 t d # , + , ! ) 6 t d # , + , . / % , t d # , + , . / % ( t s u $ 6 # , + ( t h # , + ( $ 6 t s u $ 6 # , + ( t h # , + ( $ 6 t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 a i f & 3 - # ? . ! $ 6 t d # , + , . ! $ 6 , t d # , + , . ! $ 6 ( stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 127/163 figure 61. synchronous non-multiplexed psram write timings table 74. synchronous non-multiplexed psram write timings (1)(2) 1. c l = 15 pf. 2. preliminary values. symbol parameter min max unit t w(clk) fsmc_clk period 16.6 ns t d(clkl-nexl) fsmc_clk low to fsmc_nex low (x = 0...2) 2 ns t d(clkl-nexh) fsmc_clk low to fsmc_nex high (x = 0...2) t hclk + 2 ns t d(clkl-nadvl) fsmc_clk low to fsmc_nadv low 4 ns t d(clkl-nadvh) fsmc_clk low to fsmc_nadv high 5 ns t d(clkl-av) fsmc_clk low to fsmc_ax valid (x = 16...25) 0 ns t d(clkl-aiv) fsmc_clk low to fsmc_ax invalid (x = 16...25) t ck + 2 ns t d(clkl-nwel) fsmc_clk low to fsmc_nwe low 1 ns t d(clkl-nweh) fsmc_clk low to fsmc_nwe high t hclk + 1 ns t d(clkl-data) fsmc_d[15:0] valid data after fsmc_clk low 6 ns t su(nwaitv-clkh) fsmc_nwait valid before fsmc_clk high 7 ns t h(clkh-nwaitv) fsmc_nwait valid after fsmc_clk high 2 ns t d(clkl-nblh) fsmc_clk low to fsmc_nbl high 1 ns & 3 - # ? # , + & 3 - # ? . % x & 3 - # ? ! ; = & 3 - # ? . 7 % & 3 - # ? $ ; = $ $ & 3 - # ? . 7 ! ) 4 7 ! ) 4 # & ' b 7 ! ) 4 0 / , b t w # , + t w # , + $ a t a l a t e n c y " 5 3 4 5 2 . t d # , + , . % x , t d # , + , . % x ( t d # , + , ! 6 t d # , + , ! ) 6 t d # , + , . 7 % ( t d # , + , . 7 % , t d # , + , $ a t a t s u . 7 ! ) 4 6 # , + ( t h # , + ( . 7 ! ) 4 6 a i g & 3 - # ? . ! $ 6 t d # , + , . ! $ 6 , t d # , + , . ! $ 6 ( t d # , + , $ a t a & 3 - # ? . " , t d # , + , . " , ( electrical characteristics stm32f205xx, stm32f207xx 128/163 doc id 15818 rev 7 pc card/compactflash controller waveforms and timings figure 62 through figure 67 represent synchronous waveforms and ta bl e 7 5 provides the corresponding timings. the results shown in th is table are obtained with the following fsmc configuration: com.fsmc_setuptime = 0x04; com.fsmc_waitsetuptime = 0x07; com.fsmc_holdsetuptime = 0x04; com.fsmc_hizsetuptime = 0x00; att.fsmc_setuptime = 0x04; att.fsmc_waitsetuptime = 0x07; att.fsmc_holdsetuptime = 0x04; att.fsmc_hizsetuptime = 0x00; io.fsmc_setuptime = 0x04; io.fsmc_waitsetuptime = 0x07; io.fsmc_holdsetuptime = 0x04; io.fsmc_hizsetuptime = 0x00; tclrsetuptime = 0; tarsetuptime = 0; figure 62. pc card/compactflash controller waveforms for common memory read access 1. fsmc_nce4_2 remains high (inactive during 8-bit access. fsmc_nwe t w(noe) fsmc_n oe fsmc_d[15:0] fsmc_a[10:0] fsmc_nce4_2 (1) fsmc_nce4_1 fsmc_nreg fsmc_niowr fsmc_niord t d(nce4_1-noe) t su(d-noe) t h(noe-d) t v(ncex-a) t d(nreg-ncex) t d(niord-ncex) t h(ncex-ai) t h(ncex-nreg) t h(ncex-niord) t h(ncex- niowr ) ai14895b stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 129/163 figure 63. pc card/compactflash controller waveforms for common memory write access t d(nce4_1-nwe) t w(nwe) t h(nwe-d) t v(nce4_1-a) t d(nreg-nce4_1) t d(niord-nce4_1) t h(nce4_1-ai) memxhiz =1 t v(nwe-d) t h(nce4_1-nreg) t h(nce4_1-niord) t h(nce4_1-niowr) ai14896b fsmc_nwe fsmc_n oe fsmc_d[15:0] fsmc_a[10:0] fsmc_nce4_1 fsmc_nreg fsmc_niowr fsmc_niord t d(nwe-nce4_1) t d(d-nwe) fsmc_nce4_2 high electrical characteristics stm32f205xx, stm32f207xx 130/163 doc id 15818 rev 7 figure 64. pc card/compactflash controller waveforms for attribute memory read access 1. only data bits 0...7 are read (bits 8...15 are disregarded). t d(nce4_1-noe) t w(noe) t su(d-noe) t h(noe-d) t v(nce4_1-a) t h(nce4_1-ai) t d(nreg-nce4_1) t h(nce4_1-nreg) ai14897b fsmc_nwe fsmc_noe fsmc_d[15:0] (1) fsmc_a[10:0] fsmc_nce4_2 fsmc_nce4_1 fsmc_nreg fsmc_niowr fsmc_niord t d(noe-nce4_1) high stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 131/163 figure 65. pc card/compactflash controller waveforms for attribute memory write access 1. only data bits 0...7 are driven (bits 8...15 remains hi-z). figure 66. pc card/compactflash controller waveforms for i/o space read access t w(nwe) t v(nce4_1-a) t d(nreg-nce4_1) t h(nce4_1-ai) t h(nce4_1-nreg) t v(nwe-d) ai14898b fsmc_nwe fsmc_noe fsmc_d[7:0](1) fsmc_a[10:0] fsmc_nce4_2 fsmc_nce4_1 fsmc_nreg fsmc_niowr fsmc_niord t d(nwe-nce4_1) high t d(nce4_1-nwe) t d(niord-nce4_1) t w(niord) t su(d-niord) t d(niord-d) t v(ncex-a) t h(nce4_1-ai) ai14899b fsmc_nwe fsmc_noe fsmc_d[15:0] fsmc_a[10:0] fsmc_nce4_2 fsmc_nce4_1 fsmc_nreg fsmc_niowr fsmc_niord electrical characteristics stm32f205xx, stm32f207xx 132/163 doc id 15818 rev 7 figure 67. pc card/compactflash controller waveforms for i/o space write access t d . # % ? . ) / 7 2 t w . ) / 7 2 t v . # % x ! t h . # % ? ! ) t h . ) / 7 2 $ ! 4 4 x ( ) : t v . ) / 7 2 $ a i c & 3 - # ? . 7 % & 3 - # ? . / % & 3 - # ? $ ; = & 3 - # ? ! ; = & 3 - # ? . # % ? & 3 - # ? . # % ? & 3 - # ? . 2 % ' & 3 - # ? . ) / 7 2 & 3 - # ? . ) / 2 $ table 75. switching characteristics for pc card/cf read and write cycles (1)(2) symbol parameter min max unit t v(ncex-a) t v(nce4_1-a) fsmc_ncex low (x = 4_1/4_2) to fsmc_ay valid (y = 0...10) fsmc_nce4_1 low (x = 4_1/4_2) to fsmc_ay valid (y = 0...10) 0 ns t h(ncex-ai) t h(nce4_1-ai) fsmc_ncex high (x = 4_1/4_2) to fsmc_ax invalid (x = 0...10) fsmc_nce4_1 high (x = 4_1/4_2) to fsmc_ax invalid (x = 0...10) 2.5 ns t d(nreg-ncex) t d(nreg-nce4_1) fsmc_ncex low to fsmc_nreg valid fsmc_nce4_1 low to fsmc_nreg valid 5 ns t h(ncex-nreg) t h(nce4_1-nreg) fsmc_ncex high to fsmc_nreg invalid fsmc_nce4_1 high to fsmc_nreg invalid t hclk + 3 ns t d(nce4_1-noe) fsmc_nce4_1 low to fsmc_noe low 5t hclk + 2 ns t w(noe) fsmc_noe low width 8t hclk ?1.5 8t hclk + 1 ns t d(noe-nce4_1 fsmc_noe high to fsmc_nce4_1 high 5t hclk + 2 ns t su(d-noe) fsmc_d[15:0] valid data before fsmc_noe high 25 ns t h(noe-d) fsmc_d[15:0] valid data after fsmc_noe high 15 ns t w(nwe) fsmc_nwe low width 8t hclk ? 1 8t hclk + 2 ns t d(nwe-nce4_1) fsmc_nwe high to fsmc_nce4_1 high 5t hclk + 2 ns t d(nce4_1-nwe) fsmc_nce4_1 low to fsmc_nwe low 5t hclk + 1.5 ns t v(nwe-d) fsmc_nwe low to fsmc_d[15:0] valid 0 ns t h(nwe-d) fsmc_nwe high to fsmc_d[15:0] invalid 11t hclk ns t d(d-nwe) fsmc_d[15:0] valid before fsmc_nwe high 13t hclk ns stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 133/163 nand controller waveforms and timings figure 68 through figure 71 represent synchronous waveforms and ta bl e 7 6 provides the corresponding timings. the results shown in th is table are obtained with the following fsmc configuration: com.fsmc_setuptime = 0x01; com.fsmc_waitsetuptime = 0x03; com.fsmc_holdsetuptime = 0x02; com.fsmc_hizsetuptime = 0x01; att.fsmc_setuptime = 0x01; att.fsmc_waitsetuptime = 0x03; att.fsmc_holdsetuptime = 0x02; att.fsmc_hizsetuptime = 0x01; bank = fsmc_bank_nand; memorydatawidth = fsmc_memorydatawidth_16b; ecc = fsmc_ecc_enable; eccpagesize = fsmc_eccpagesize_512bytes; tclrsetuptime = 0; tarsetuptime = 0; t w(niowr) fsmc_niowr low width 8t hclk + 3 ns t v(niowr-d) fsmc_niowr low to fsmc_d[15:0] valid 5t hclk +1 ns t h(niowr-d) fsmc_niowr high to fsmc_d[15:0] invalid 11t hclk ns t d(nce4_1-niowr) fsmc_nce4_1 low to fsmc_niowr valid 5t hclk +3ns ns t h(ncex-niowr) t h(nce4_1-niowr) fsmc_ncex high to fsmc_niowr invalid fsmc_nce4_1 high to fsmc_niowr invalid 5t hclk ? 5 ns t d(niord-ncex) t d(niord-nce4_1) fsmc_ncex low to fsmc_niord valid fsmc_nce4_1 low to fsmc_niord valid 5t hclk + 2.5 ns t h(ncex-niord) t h(nce4_1-niord) fsmc_ncex high to fsmc_niord invalid fsmc_nce4_1 high to fsmc_niord invalid 5t hclk ? 5 ns t su(d-niord) fsmc_d[15:0] valid before fsmc_niord high 4.5 ns t d(niord-d) fsmc_d[15:0] valid after fsmc_niord high 9 ns t w(niord) fsmc_niord low width 8t hclk + 2 ns 1. c l = 15 pf. 2. based on characterization, not tested in production. table 75. switching characteristics for pc card/cf read and write cycles (1)(2) (continued) symbol parameter min max unit electrical characteristics stm32f205xx, stm32f207xx 134/163 doc id 15818 rev 7 figure 68. nand controller waveforms for read access figure 69. nand controller waveforms for write access & 3 - # ? . 7 % & 3 - # ? . / % . 2 % & 3 - # ? $ ; = t s u $ . / % t h . / % $ a i c ! , % & 3 - # ? ! # , % & 3 - # ? ! & 3 - # ? . # % x t d ! , % . / % t h . / % ! , % t h . 7 % $ t v . 7 % $ a i c & 3 - # ? . 7 % & 3 - # ? . / % . 2 % & 3 - # ? $ ; = ! , % & 3 - # ? ! # , % & 3 - # ? ! & 3 - # ? . # % x t d ! , % . 7 % t h . 7 % ! , % stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 135/163 figure 70. nand controller waveforms for common memo ry read access figure 71. nand controller waveforms for common memory write access table 76. switching characteristics fo r nand flash read and write cycles (1) symbol parameter min max unit t d(d-nwe) (2) fsmc_d[15:0] valid before fsmc_nwe high 6t hclk + 12 ns t w(noe) (2) fsmc_noe low width 4t hclk ? 1.5 4t hclk + 1.5 ns t su(d-noe) (2) fsmc_d[15:0] valid data before fsmc_noe high 25 ns t h(noe-d) (2) fsmc_d[15:0] valid data after fsmc_noe high 7 ns t w(nwe) (2) fsmc_nwe low width 4t hclk ? 1 4t hclk + 2.5 ns t v(nwe-d) (2) fsmc_nwe low to fsmc_d[15:0] valid 0 ns t h(nwe-d) (2) fsmc_nwe high to fsmc_d[15:0] invalid 10t hclk + 4 ns & 3 - # ? . 7 % & 3 - # ? . / % & 3 - # ? $ ; = t w . / % t s u $ . / % t h . / % $ a i c ! , % & 3 - # ? ! # , % & 3 - # ? ! & 3 - # ? . # % x t d ! , % . / % t h . / % ! , % t w . 7 % t h . 7 % $ t v . 7 % $ a i c & 3 - # ? . 7 % & 3 - # ? . / % & 3 - # ? $ ; = t d $ . 7 % ! , % & 3 - # ? ! # , % & 3 - # ? ! & 3 - # ? . # % x t d ! , % . / % t h . / % ! , % electrical characteristics stm32f205xx, stm32f207xx 136/163 doc id 15818 rev 7 5.3.26 camera interface (dcmi) timing specifications 5.3.27 sd/sdio mmc ca rd host interface (sdio) characteristics unless otherwise specified, the parameters given in ta bl e 7 8 are derived from tests performed under ambient temperature, f pclkx frequency and v dd supply voltage conditions summarized in ta b l e 1 0 . refer to section 5.3.16: i/o port characteristics for more details on the input/output alternate function characteristics (d[7:0], cmd, ck). figure 72. sdio high-speed mode t d(ale-nwe) (3) fsmc_ale valid before fsmc_nwe low 3t hclk + 1.5 ns t h(nwe-ale) (3) fsmc_nwe high to fsmc_ale invalid 3t hclk + 4.5 ns t d(ale-noe) (3) fsmc_ale valid before fsmc_noe low 3t hclk + 2 ns t h(noe-ale) (3) fsmc_nwe high to fsmc_ale invalid 3t hclk + 4.5 ns 1. c l = 15 pf. 2. based on characterization , not tested in production. 3. guaranteed by design, not tested in production. table 76. switching characteristics fo r nand flash read and write cycles (1) symbol parameter min max unit table 77. dcmi characteristics symbol parameter conditions min max unit frequency ratio dcmi_pixclk/ f hclk dcmi_pixclk= 48 mhz 2.5 t w(ckh) ck d, cmd (output) d, cmd (input) t c t w(ckl) t ov t oh t isu t ih t f t r ai14887 stm32f205xx, stm32f207xx electrical characteristics doc id 15818 rev 7 137/163 figure 73. sd default mode 5.3.28 rtc characteristics table 78. sd / mmc characteristics symbol parameter conditions min max unit f pp clock frequency in data transfer mode c l 30 pf 0 48 mhz - sdio_ck/f pclk2 frequency ratio - - 8/3 - t w(ckl) clock low time, f pp = 16 mhz c l 30 pf 32 ns t w(ckh) clock high time, f pp = 16 mhz c l 30 pf 31 t r clock rise time c l 30 pf 3.5 t f clock fall time c l 30 pf 5 cmd, d inputs (referenced to ck) t isu input setup time c l 30 pf 2 ns t ih input hold time c l 30 pf 0 cmd, d outputs (referenced to ck) in mmc and sd hs mode t ov output valid time c l 30 pf 6 ns t oh output hold time c l 30 pf 0.3 cmd, d outputs (referenced to ck) in sd default mode (1) 1. refer to sdio_clkcr, the sdi clock control register to control the ck output. t ovd output valid default time c l 30 pf 7 ns t ohd output hold default time c l 30 pf 0.5 ck d, cmd (output) t ovd t ohd ai14888 table 79. rtc characteristics symbol parameter conditions min max unit - f pclk1 /rtcclk frequency ratio any read/write operation from/to an rtc register 4-- package characteristics stm32f205xx, stm32f207xx 138/163 doc id 15818 rev 7 6 package characteristics 6.1 package mechanical data in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack ? is an st trademark. stm32f205xx, stm32f207xx package characteristics doc id 15818 rev 7 139/163 figure 74. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package outline (1) figure 75. recommended footprint (1)(2) 1. drawing is not to scale. 2. dimensions are in millimeters. a a2 a1 c l1 l e e1 d d1 e b ai14398b 48 32 49 64 17 116 1.2 0.3 33 10.3 12.7 10.3 0.5 7.8 12.7 ai14909 table 80. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package mechanical data symbol millimeters inches (1) min typ max min typ max a 1.600 0.0630 a1 0.050 0.150 0.0020 0.0059 a2 1.350 1.400 1.450 0.0531 0.0551 0.0571 b 0.170 0.220 0.270 0.0067 0.0087 0.0106 c 0.090 0.200 0.0035 0.0079 d 12.000 0.4724 d1 10.000 0.3937 e 12.000 0.4724 e1 10.000 0.3937 e 0.500 0.0197 0 3.5 7 0 3.5 7 l 0.450 0.600 0.750 0.0177 0.0236 0.0295 l1 1.000 0.0394 n number of pins 64 1. values in inches are converted from mm and rounded to 4 decimal digits. package characteristics stm32f205xx, stm32f207xx 140/163 doc id 15818 rev 7 figure 76. wlcsp64+2 - 0.400 mm pitch wa fer level chip size package outline 1. drawing is not to scale. " u m p s i d e 3 i d e v i e w $ e t a i l ! 7 a f e r b a c k s i d e ! b a l l l o c a t i o n ! $ e t a i l ! r o t a t e d b y ? # e e e $ ! & 8 ? - % 3 e a t i n g p l a n e ! ! b % e e e ' & e table 81. wlcsp64+2 - 0.400 mm pitch wafer level chip size package mechanical data symbol millimeters inches typ min max typ min max a 0.570 0.520 0.620 0.0224 0.0205 0.0244 a1 0.190 0.170 0.210 0.0075 0.0067 0.0083 a2 0.380 0.350 0.410 0.0150 0.0138 0.0161 b 0.270 0.240 0.300 0.0106 0.0094 0.0118 d 3.674 3.654 3.694 0.1446 0.1439 0.1454 e 4.006 3.986 4.026 0.1577 0.1569 0.1585 e 0.400 0.0157 e1 3.200 0.1260 f 0.237 0.0093 g 0.403 0.0159 eee 0.050 0.0020 stm32f205xx, stm32f207xx package characteristics doc id 15818 rev 7 141/163 figure 77. lqfp100, 14 x 14 mm 100-pin low-profile quad flat package outline (1) figure 78. recommended footprint (1)(2) 1. drawing is not to scale. 2. dimensions are in millimeters. d d1 d3 75 51 50 76 100 26 125 e3 e1 e e b pin 1 identification seating plane gage plane c a a2 a1 c ccc 0.25 mm 0.10 inch l l1 k c 1l_me 75 51 50 76 0.5 0.3 16.7 14.3 100 26 12.3 25 1.2 16.7 1 ai14906 table 82. lqpf100 ? 14 x 14 mm 100-pin low-profile quad flat package mechanical data symbol millimeters inches (1) min typ max min typ max a 1.600 0.0630 a1 0.050 0.150 0.0020 0.0059 a2 1.350 1.400 1.450 0.0531 0.0551 0.0571 b 0.170 0.220 0.270 0.0067 0.0087 0.0106 c 0.090 0.200 0.0035 0.0079 d 15.800 16.000 16.200 0.6220 0.6299 0.6378 d1 13.800 14.000 14.200 0.5433 0.5512 0.5591 d3 12.000 0.4724 e 15.80v 16.000 16.200 0.6220 0.6299 0.6378 e1 13.800 14.000 14.200 0.5433 0.5512 0.5591 e3 12.000 0.4724 e 0.500 0.0197 l 0.450 0.600 0.750 0.0177 0.0236 0.0295 l1 1.000 0.0394 k 03.57 03.57 ccc 0.080 0.0031 1. values in inches are converted from mm and rounded to 4 decimal digits. package characteristics stm32f205xx, stm32f207xx 142/163 doc id 15818 rev 7 figure 79. lqfp144, 20 x 20 mm, 144-pin low-profile quad flat package outline (1) figure 80. recommended footprint (1)(2) 1. drawing is not to scale. 2. dimensions are in millimeters. d1 d3 d e1 e3 e e pin 1 identification 73 72 37 36 109 144 108 1 aa2a1 b c a1 l l1 k seating plane c ccc c 0.25 mm gage plane me_1a 0.5 0.35 19.9 17.85 22.6 1.35 22.6 19.9 a 1 36 37 72 73 108 109 144 table 83. lqfp144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data symbol millimeters inches (1) min typ max min typ max a 1.600 0.0630 a1 0.050 0.150 0.0020 0.0059 a2 1.350 1.400 1.450 0.0531 0.0551 0.0571 b 0.170 0.220 0.270 0.0067 0.0087 0.0106 c 0.090 0.200 0.0035 0.0079 d 21.800 22.000 22.200 0.8583 0.8661 0.874 d1 19.800 20.000 20.200 0.7795 0.7874 0.7953 d3 17.500 0.689 e 21.800 22.000 22.200 0.8583 0.8661 0.8740 e1 19.800 20.000 20.200 0.7795 0.7874 0.7953 e3 17.500 0.6890 e 0.500 0.0197 l 0.450 0.600 0.750 0.0177 0.0236 0.0295 l1 1.000 0.0394 k 03.57 03.57 ccc 0.080 0.0031 1. values in inches are converted from mm and rounded to 4 decimal digits. stm32f205xx, stm32f207xx package characteristics doc id 15818 rev 7 143/163 figure 81. lqfp176 - low profile quad flat package 24 24 1.4 mm, package outline 1. drawing is not to scale. ccc c s e a ting pl a ne c aa2 a1 c 0.25 mm g au ge pl a ne hd d a1 l l1 k 8 9 88 ehe 45 44 e 1 176 pin 1 identific a tion b 1 33 1 3 2 1t_me zd ze table 84. lqfp176 - low profile quad flat package 24 24 1.4 mm package mechanical data symbol millimeters inches (1) min typ max min typ max a 1.600 0.0630 a1 0.050 0.150 0.0020 0.0059 a2 1.350 1.450 0.0531 0.0571 b 0.170 0.270 0.0067 0.0106 c 0.090 0.200 0.0035 0.0079 d 23.900 24.100 0.9409 0.9488 e 23.900 24.100 0.9409 0.9488 e 0.500 0.0197 hd 25.900 26.100 1.0197 1.0276 he 25.900 26.100 1.0197 1.0276 l (2) 0.450 0.750 0.0177 0.0295 l1 1.000 0.0394 zd 1.250 0.0492 ze 1.250 0.0492 k0 70 7 ccc 0.080 0.0031 1. values in inches are converted from mm and rounded to 4 decimal digits. 2. l dimension is measured at gauge plane at 0.25 mm above the seating plane. package characteristics stm32f205xx, stm32f207xx 144/163 doc id 15818 rev 7 figure 82. ufbga176+25 - ultra thin fine pitch ball grid array 10 10 0.6 mm, package outline 1. drawing is not to scale. s e a ting pl a ne c a2 a4 a 3 c ddd a1 a a b e f d f e e r eee m cab c fff (176 ba ll s ) ? b m ? ? a0e7_me b a ll a1 a 15 1 table 85. ufbga176+25 - ultra thin fine pitch ball grid array 10 10 0.6 mm mechanical data symbol millimeters inches (1) min typ max min typ max a 0.460 0.530 0.610 0.0181 0.0209 0.0240 a1 0.050 0.080 0.110 0.002 0.0031 0.0043 a2 0.400 0.450 0.500 0. 0157 0.0177 0.0197 a3 0.130 0.0051 a4 0.270 0.320 0.370 0. 0106 0.0126 0.0146 b 0.300 0.350 0.400 0.0118 0.0138 0.0157 d 9.950 10.000 10.050 0.3740 0.3937 0.3957 e 9.950 10.000 10.050 0.3740 0.3937 0.3957 e 0.600 0.650 0.700 0.0236 0.0256 0.0276 f 0.400 0.450 0.500 0.0157 0.0177 0.0197 ddd 0.120 0.0047 eee 0.150 0.0059 fff 0.080 0.0031 1. values in inches are converted from mm and rounded to 4 decimal digits. stm32f205xx, stm32f207xx package characteristics doc id 15818 rev 7 145/163 6.2 thermal characteristics the maximum chip-junction temperature, t j max, in degrees celsius, may be calculated using the following equation: t j max = t a max + (p d max x ja ) where: t a max is the maximum ambient temperature in c, ja is the package junction-to-ambient thermal resistance, in c/w, p d max is the sum of p int max and p i/o max (p d max = p int max + p i/o max), p int max is the product of i dd and v dd , expressed in watts. this is the maximum chip internal power. p i/o max represents the maximum power dissipation on output pins where: p i/o max = (v ol i ol ) + ((v dd ? v oh ) i oh ), taking into account the actual v ol / i ol and v oh / i oh of the i/os at low and high level in the application. reference document jesd51-2 integrated circuits thermal test method environment conditions - natural convection (still air). ava ilable from www.jedec.org. table 86. package thermal characteristics symbol parameter value unit ja thermal resistance junction-ambient lqfp 64 - 10 10 mm / 0.5 mm pitch 45 c/w thermal resistance junction-ambient wlcsp64+2 - 0.400 mm pitch 51 thermal resistance junction-ambient lqfp100 - 14 14 mm / 0.5 mm pitch 46 thermal resistance junction-ambient lqfp144 - 20 20 mm / 0.5 mm pitch 40 thermal resistance junction-ambient lqfp176 - 24 24 mm / 0.5 mm pitch 38 thermal resistance junction-ambient ufbga176 - 10 10 mm / 0.5 mm pitch 39 part numbering stm32f205xx, stm32f207xx 146/163 doc id 15818 rev 7 7 part numbering for a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest st sales office. table 87. ordering information scheme example: stm32 f 205 r e t 6 v xxx device family stm32 = arm-based 32-bit microcontroller product type f = general-purpose device subfamily 205 = stm32f20x, connectivity, usb otg fs/hs 207= stm32f20x, connectivity, usb otg fs/hs, camera interface,, ethernet pin count r = 64 pins or 66 pins (1) 1. the 66 pins is avail able on wlcsp package only. v = 100 pins z = 144 pins i = 176 pins flash memory size b = 128 kbytes of flash memory c = 256 kbytes of flash memory e = 512 kbytes of flash memory f = 768 kbytes of flash memory g = 1024 kbytes of flash memory package t = lqfp h = ufbga y = wlcsp temperature range 6 = industrial temperature range, ?40 to 85 c. 7 = industrial temperature range, ?40 to 105 c. software option internal code or blank options xxx = programmed parts tr = tape and reel stm32f205xx, stm32f207xx application block diagrams doc id 15818 rev 7 147/163 appendix a application block diagrams a.1 main applications versus package ta bl e 8 8 gives examples of configurations for each package. table 88. main applications versus package for stm32f2xxx microcontrollers (1) 64 pins (2) 100 pins 144 pins 176 pins config 1 config 2 config 3 config 1 config 2 config 3 config 4 config 1 config 2 config 3 config 4 config 1 config 2 usb otg fs (3) otg fs - - -xxx-x-x-x- fs - - - xxxxxxxxx - usb otg hs hs ulpi x - xx - - - xx - - xx otg fs xxxx - - - xx - - xx fs xxxxxxxxxxxxx ethernet (3) mii -----xx-- xxxx rmii---- xxxxxxxxx spi/i2s2 spi/i2s3 - x - - xxxxxxxxx sdio sdio x x - sdio or dcmi sdio or dcmi sdio or dcmi x sdio or dcmi x sdio or dcmi xxx dcmi (3) 8-bit data --- x x xxx 10-bit data --- x x xxx 12-bit data --- x x xxx 14-bit data --------x-xxx fsmc nor/ ram muxed - - - xxxxxxxxxx nor/ ram - - - xxxxxx nand - - - x x x* 22 x* 19 xx* 19 x* 22 x* 19 x* 22 x* 22 cf ------- xxxxxx can - xx - xxx - - xx - x 1. x* y : fsmc address limited to ?y?. 2. not available on stm32f2x7xx. 3. not available on stm32f2x5xx. application block diagrams stm32f205xx, stm32f207xx 148/163 doc id 15818 rev 7 a.2 application exampl e with regulator off figure 83. regulator off/internal reset on 1. this mode is available only on ufbga176 and wlcsp64+2 packages. figure 84. regulator off/ internal reset off 1. this mode is available only on wlcsp64+2 package. 2 % ' / & & 6 # ! 0 ? a i 6 # ! 0 ? 0 ! . 2 3 4 ! p p l i c a t i o n r e s e t s i g n a l o p t i o n a l 6 6 $ $ t o 6 0 o w e r d o w n r e s e t r i s e n a f t e r 6 # ! 0 ? 6 # ! 0 ? s t a b i l i z a t i o n 2 % ' / & & 6 # ! 0 ? 6 # ! 0 ? 0 ! 6 6 $ $ t o 6 0 o w e r d o w n r e s e t r i s e n b e f o r e 6 # ! 0 ? 6 # ! 0 ? s t a b i l i z a t i o n . 2 3 4 ) 2 2 / & & 6 $ $ 6 $ $ ! p p l i c a t i o n r e s e t s i g n a l o p t i o n a l 6 # ! 0 ? m o n i t o r i n g % x t r e s e t c o n t r o l l e r a c t i v e w h e n 6 # ! 0 ? 6 2 % ' / & & 6 # ! 0 ? a i 6 # ! 0 ? . 2 3 4 6 ) 2 2 / & & 6 $ $ t o 6 6 $ $ 6 6 $ $ 6 $ $ 6 # ! 0 ? m o n i t o r i n g % x t r e s e t c o n t r o l l e r a c t i v e w h e n 6 $ $ 6 a n d 6 # ! 0 ? 6 6 $ $ stm32f205xx, stm32f207xx application block diagrams doc id 15818 rev 7 149/163 a.3 usb otg full speed (f s) interface solutions figure 85. usb otg fs peripheral-only connection figure 86. usb otg fs host-only connection 1. stmps2141str/stulpi01b needed only if the application has to support a v bus powered device. a basic power switch can be used if 5 v are available on the application board. 3 4 - & x x x 6 t o 6 $ $ 6 o l a t g e r e g u l a t o r 6 $ $ 6 " 5 3 $ 0 6 3 3 0 ! 0 ! 0 ! 5 3 " 3 t d " c o n n e c t o r $ - / 3 # ? ) . / 3 # ? / 5 4 a i 3 4 - & x x 6 $ $ 6 " 5 3 $ 0 6 3 3 0 ! 0 ! 0 ! 5 3 " 3 t d ! c o n n e c t o r $ - ' 0 ) / ) 2 1 ' 0 ) / % . / v e r c u r r e n t 6 0 w r / 3 # ? ) . / 3 # ? / 5 4 a i b 3 4 - 0 3 3 4 2 3 4 5 , 0 ) " c u r r e n t l i m i t e d p o w e r d i s t r i b u t i o n s w i t c h application block diagrams stm32f205xx, stm32f207xx 150/163 doc id 15818 rev 7 figure 87. otg fs connection dual-role with internal phy 1. external voltage regulator only needed when building a v bus powered device. 2. stmps2141str/stulpi01b needed only if the application has to support a v bus powered device. a basic power switch can be used if 5 v are available on the application board. 3. the same application can be developed using the otg hs in fs mode to achieve enhanced performance thanks to the large rx/tx fifo and to a dedicated dma controller. a.4 usb otg high speed (hs) interface solutions figure 88. usb otg hs peripheral-only connection in fs mode 3 4 - & x x x 6 $ $ 6 " 5 3 $ 0 6 3 3 0 ! 0 ! 0 ! 5 3 " m i c r o ! " c o n n e c t o r $ - ' 0 ) / ) 2 1 ' 0 ) / % . / v e r c u r r e n t 6 0 w r 6 t o 6 $ $ v o l t a g e r e g u l a t o r 6 $ $ ) $ 0 ! / 3 # ? ) . / 3 # ? / 5 4 a i b 3 4 - 0 3 3 4 2 3 4 5 , 0 ) " c u r r e n t l i m i t e d p o w e r d i s t r i b u t i o n s w i t c h 3 4 - & x x x 6 t o 6 $ $ 6 o l a t g e r e g u l a t o r 6 $ $ 6 " 5 3 $ 0 6 3 3 0 " 0 " 0 " 5 3 " 3 t d " c o n n e c t o r $ - / 3 # ? ) . / 3 # ? / 5 4 a i stm32f205xx, stm32f207xx application block diagrams doc id 15818 rev 7 151/163 figure 89. usb otg hs host-only connection in fs mode 1. stmps2141str/stulpi01b needed only if the application has to support a v bus powered device. a basic power switch can be used if 5 v are available on the application board. figure 90. otg hs connection dual-role with external phy 1. it is possible to use mco1 or mco2 to save a crys tal. it is however not mandato ry to clock the stm32f20x with a 24 or 26 mhz crystal when using usb hs. the above figure only shows an example of a possible connection. 3 4 - & x x 3 4 - 0 3 3 4 2 3 4 5 , 0 ) " c u r r e n t l i m i t e d p o w e r d i s t r i b u t i o n s w i t c h 6 $ $ 6 " 5 3 $ 0 6 3 3 5 3 " 3 t d ! c o n n e c t o r $ - ' 0 ) / ) 2 1 ' 0 ) / % . / v e r c u r r e n t 6 0 w r / 3 # ? ) . / 3 # ? / 5 4 a i b 0 " 0 " 0 " $ 0 3 4 - & x x x $ - 6 " 5 3 6 3 3 $ - $ 0 ) $ 5 3 " 5 3 " ( 3 / 4 ' # t r l & 3 0 ( 9 5 , 0 ) ( 3 / 4 ' 0 ( 9 5 , 0 ) ? # , + 5 , 0 ) ? $ ; = 5 , 0 ) ? $ ) 2 5 , 0 ) ? 3 4 0 5 , 0 ) ? . 8 4 n o t c o n n e c t e d c o n n e c t o r - # / o r - # / o r - ( z 8 4 0 , , 8 4 8 ) a i b # a s e o f a n 3 - 3 # w h i c h r e q u i r e d - ( z application block diagrams stm32f205xx, stm32f207xx 152/163 doc id 15818 rev 7 a.5 complete audio player solutions two solutions are offe red, illustrated in figure 91 and figure 92 . figure 91 shows storage media to audio dac/amplifier streaming using a software codec. this solution implements an audio crystal to provide audio class i 2 s accuracy on the master clock (0.5% error maximum, see the serial peripheral interface section in the reference manual for details). figure 91. complete audio player solution 1 figure 92 shows storage media to audio codec/amplifier streaming with sof synchronization of input/output audio streaming using a hardware codec. figure 92. complete audio player solution 2 1. sof = start of frame. cortex-m 3 core u p to 120 mhz otg (ho s t mode) + phy s pi s pi gpio i2 s xtal 25 mhz or 14.7456 mhz u s b m ass - s tor a ge device mmc/ s dc a rd lcd to u ch s creen control bu tton s dac + a u dio a mpli file s y s tem progr a m memory a u dio codec u s er a pplic a tion a i160 3 9 b cortex-m 3 core u p to 120 mhz otg + phy s pi s pi/ f s mc gpio i2 s u s b m ass - s tor a ge device mmc/ s dc a rd lcd to u ch s creen control bu tton s a u dio a mpli file s y s tem progr a m memory a u dio pll +dac u s er a pplic a tion a i16040 b s of s of s ynchroniz a tion of inp u t/o u tp u t au dio s tre a ming xtal 25 mhz or 14.7456 mhz stm32f205xx, stm32f207xx application block diagrams doc id 15818 rev 7 153/163 figure 93. audio player solution using pll, plli2s, usb and 1 crystal figure 94. audio pll (plli2s) providing accurate i2s clock / 4 ' - ( z 0 ( 9 8 4 ! , - ( z o r - ( z a i b ) 3 a c c u r a c y $ ! # ! u d i o a m p l i - # , + o u t 3 # , + - # / - # / 0 , , ) 3 x . 0 , , x . / 3 # $ i v b y - $ i v b y 0 $ i v b y 1 u p t o - ( z # o r t e x - c o r e u p t o - ( z $ i v b y 2 - # , + i n - # / 0 2 % - # / 0 2 % i2 s ctl i2 s _mck = 256 f s audio 11.2 8 96 mhz for 44.1 khz 12.2 88 0 mhz for 4 8 .0 khz i2 s _mck plli2 s /m m=1,2, 3 ,..,64 1 mhz 192 to 4 3 2 mhz n=192,194,..,4 3 2 i2 s com_ck ph as ec vco /n /r clkin ph as e lock detector r=2, 3 ,4,5,6,7 i2 s d=2, 3 ,4.. 129 a i16041 b application block diagrams stm32f205xx, stm32f207xx 154/163 doc id 15818 rev 7 figure 95. master clock (mck) used to drive the external audio dac 1. i2s_sck is the i2s serial clock to the exter nal audio dac (not to be confused with i2s_ck). figure 96. master clock (mck) not used to drive the external audio dac 1. i2s_sck is the i2s serial clock to the exter nal audio dac (not to be confused with i2s_ck). i2 s _ck i2 s controller i2 s _mck = 256 f s audio = 11.2 8 96 mhz for f s audio = 44.1 khz = 12.2 88 0 mhz for f s audio = 4 8 .0 khz /(2 x 16) / 8 /i2 s d f s audio i2 s _ s ck (1) = i2 s _mck/ 8 for 16- b it s tereo for 16- b it s tereo /(2 x 3 2) /4 for 3 2- b it s tereo f s audio 2, 3 ,4,..,129 = i2 s _mck/4 for 3 2- b it s tereo a i16042 i2 s com_ck i2 s controller /(2 x 16) /i2 s d f s audio i2 s _ s ck (1) for 16- b it s tereo /(2 x 3 2) for 3 2- b it s tereo f s audio a i16042 stm32f205xx, stm32f207xx revision history doc id 15818 rev 7 155/163 revision history table 89. document revision history date revision changes 05-jun-2009 1 initial release. 09-oct-2009 2 document status promot ed from target specification to preliminary data. in table 5: stm32f20x pin and ball definitions : ? note 4 updated ?v dd_sa and v dd_3 pins inverted ( figure 10: stm32f20x lqfp100 pinout , figure 11: stm32f20x lqfp144 pinout and figure 12: stm32f20x lqfp176 pinout corrected accordingly). section 6.1: package mechanical data changed to lqfp with no exposed pad. 01-feb-2010 3 lfbga144 package removed. stm32f203xx part numbers removed. part numbers with 128 and 256 kbyte flash densities added. encryption features removed. pc13-tamper-rtc renamed to pc13-rtc_af1 and pi8-tamper- rtc renamed to pi8-rtc_af2. revision history stm32f205xx, stm32f207xx 156/163 doc id 15818 rev 7 13-jul-2010 4 renamed high-speed sr am, system sram. removed combination: 128 kbytes flash memory in lqfp144. added ufbga176 package. added note 1 related to lqfp176 package in ta bl e 2 , figure 12 , and ta b l e 8 7 . added information on art accelerator and audio pll (plli2s). added table 4: usart feature comparison . several updates on table 5: stm32f20x pin and ball definitions and table 6: alternate function mapping . adc, dac, oscillator, rtc_af, wkup and vbus signals removed from alternate functions and moved to the ?other functions? column in table 5: stm32f20x pin and ball definitions . traceswo added in figure 4: stm32f20x block diagram , ta b l e 5 : stm32f20x pin and ball definitions , and table 6: alternate function mapping . xtal oscillator frequency updated on cover page, in figure 4: stm32f20x block diagram and in section 2.2.12: external interrupt/event controller (exti) . updated list of peripherals used for boot mode in section 2.2.14: boot modes . added regulator bypass mode in section 2.2.17: voltage regulator , and section 5.3.4: operating conditions at power-up / power-down (regulator off) . updated section 2.2.18: real-time clock (rtc), backup sram and backup registers . added note note: in section 2.2.19: low-power modes . added spi ti protocol in section 2.2.28: serial peripheral interface (spi) . added usb otg_fs features in section 2.2.33: univ ersal serial bus on-the-go full-speed (otg_fs) . updated v cap_1 and v cap_2 capacitor value to 2.2 f in figure 17: power supply scheme . removed dac, modified adc limitations, and updated i/o compensation for 1.8 to 2.1 v range in table 11: limitations depending on the operating power supply range . added v borl , v borm , v borh and i rush in table 14: embedded reset and power control block characteristics . removed table typical current consumption in sleep mode with flash memory in deep power down mode. merged typical and maximum current consumption sections and added table 15: typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator disabled) , table 16: typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator enabled) or ram, table 17: typical and maximum current consumption in sleep mode, table 18: typical and maximum current consumptions in stop mode, table 19: typical and maximum current consumptions in standby mode , and ta b l e 2 0 : ty p i c a l a n d m a x i m u m current consumptions in vbat mode . update table 29: main pll characteristics and added section 5.3.11: pll spread spectrum clock generation (sscg) characteristics . table 89. document revision history (continued) date revision changes stm32f205xx, stm32f207xx revision history doc id 15818 rev 7 157/163 13-jul-2010 4 (continued) added note 8 for cio in table 41: i/o static characteristics . updated section 5.3.18: tim timer characteristics . added t nrst_out in table 44: nrst pin characteristics . updated table 47: i2c characteristics . removed 8-bit data in and data out waveforms from figure 45: ulpi timing diagram . removed note related to adc calibration in ta b l e 6 2 . section 5.3.20: 12-bit adc characteristics : adc characteristics tables merged into one single table; tables adc conversion time and adc accuracy removed. updated table 63: dac characteristics . updated section 5.3.22: temperature sensor characteristics and section 5.3.23: vbat monitoring characteristics . update section 5.3.26: camera interface (dcmi) timing specifications . added section 5.3.27: sd/sdio mmc card host interface (sdio) characteristics , and section 5.3.28: rtc characteristics . added section 6.2: therma l characteristics . updated table 84: lqfp176 - low profile quad flat pa ckage 24 24 1.4 mm package mechanical data and figure 81: lqfp176 - low profile quad flat package 24 24 1.4 mm, package outline . changed tape and reel code to tx in table 87: ordering information scheme . added table 88: main applications versus package for stm32f2xxx microcontrollers . updated figures in appendix a.3: usb otg full speed (fs) interface solutions and a.4: usb otg high speed (hs) interface solutions . updated figure 93: audio player solution using pll, plli2s, usb and 1 crystal and figure 94: audio pll (plli2s) providing accurate i2s clock . table 89. document revision history (continued) date revision changes revision history stm32f205xx, stm32f207xx 158/163 doc id 15818 rev 7 25-nov-2010 5 update i/os in section : features . added wlcsp66(64+2) package. added note 1 related to lqfp176 on cover page. added trademark for art accelerator. updated section 2.2.3: adaptive real-time memory a ccelerator (art accelerator?) . updated figure 5: multi-ahb matrix . added case of bor inactivation using irroff on wlcsp devices in section 2.2.16: power supply supervisor . reworked section 2.2.17: voltage regulator to clarify regulator off modes. renamed pdroff, irroff in the whole document. added section 2.2.20: vbat operation . updated lin and irda features for uart4/5 in table 4: usart feature comparison . table 5: stm32f20x pin and ball definitions : modified v dd_3 pin, and added note related to the fsmc_nl pin; renamed bypass-reg regoff, and add irroff pin; renamed usart4/5 uart4/5. usart4 pins renamed uart4. changed v ss_sa to v ss , and v dd_sa pin reserved for future use. updated maximum hse crystal frequency to 26 mhz. section 5.2: absolute maximum ratings : updated v in minimum and maximum values and note related to five-volt tolerant inputs in ta bl e 7 : voltage characteristics . updated i inj(pin) maximum values and related notes in table 8: current characteristics . updated v dda minimum value in table 10: general operating conditions . added note 2 and updated maximum cpu frequency in ta b l e 1 1 : limitations depending on the operating power supply range , and added figure 19: number of wait states versus fcpu and vdd range . added brownout level 1, 2, and 3 thresholds in table 14: embedded reset and power control block characteristics . changed f osc_in maximum value in table 25: hse 4-26 mhz oscillator characteristics . changed f pll_in maximum value in table 29: main pll characteristics , and updated jitter parameters in table 30: plli2s (audio pll) characteristics . section 5.3.16: i/o port characteristics : updated v ih and v il in table 41: i/o static characteristics . added note 1 below table 42: output voltage characteristics . updated r pd and r pu parameter description in table 52: usb otg fs dc electrical characteristics . updated v ref+ minimum value in table 61: adc characteristics . updated table 66: embedded internal reference voltage . removed ethernet and usb2 for 64-pin devices in ta b l e 8 8 : m a i n applications versus package for stm32f2xxx microcontrollers . added a.2: application example with regulator off , removed ?otg fs connection with external phy? figure, updated figure 86 , figure 87 , and figure 89 to add stulpi01b. table 89. document revision history (continued) date revision changes stm32f205xx, stm32f207xx revision history doc id 15818 rev 7 159/163 22-apr-2011 6 changed datasheet status to ?full datasheet?. introduced concept of sram1 and sram2. lqfp176 package now in production and offered only for 256 kbyte and 1 mbyte devices. availability of wlcsp64+2 package limited to 512 kbyte and 1 mbyte devices. updated figure 1: compatible board design: lqfp144 and figure 2: compatible board design: lqfp100 . added camera interface for stm32f207vx devices in ta b l e 2 : stm32f205xx and stm32f207xx features and peripheral counts . removed 16 mhz internal rc oscillator accuracy in section 2.2.13: clocks and startup . updated section 2.2.17: voltage regulator . modified i 2 s sampling frequency range in section 2.2.13: clocks and startup , section 2.2.29: inter-integrated sound (i2s) , and section 2.2.35: audio pll (plli2s) . updated section 2.2.18: real-time clock (rtc), backup sram and backup registers and description of tim2 and tim5 in section : general-purpose timers (timx) . modified maximum baud rate (oversampling by 16) for usart1 in table 4: usart feature comparison . updated note related to rfu pin below figure 10: stm32f20x lqfp100 pinout , figure 11: stm32f20x lqfp144 pinout , figure 12: stm32f20x lqfp176 pinout , figure 13: stm32f20x ufbga176 ballout , and table 5: stm32f20x pin and ball definitions . added pa15 and tt (3.6 v tolerant i/o) in table 5: stm32f20x pin and ball definitions . in table 5: stm32f20x pin and ball definitions , changed i2s2_ck and i2s3_ck to i2s2_sck and i2s3_sck, respectively. added rtc_50hz as pb15 alternate function in ta bl e 5 : s t m 3 2 f 2 0 x pin and ball definitions and table 6: alternate function mapping . removed eth _rmii_tx_clk for pc3/af11 in table 6: alternate function mapping . updated table 7: voltage characteristics and table 8: current characteristics . t stg updated to ?65 to +150 in table 9: thermal characteristics . added cext, esl, and esr in table 10: general operating conditions as well as section 5.3.2: vcap1/vcap2 external capacitor . modified note 4 in table 11: limitations depending on the operating power supply range . updated table 12: operating conditions at power-up / power-down (regulator on) , and table 13: operating conditions at power-up / power-down (regulator off) . added osc_out pin in figure 15: pin loading conditions . and figure 16: pin input voltage . updated figure 17: power supply scheme to add irroff and regoff pins and modified notes. updated v pvd , v bor1 , v bor2 , v bor3 , t rsttempo typical value, and i rush , added e rush and note 3 in table 14: embedded reset and power control block characteristics . table 89. document revision history (continued) date revision changes revision history stm32f205xx, stm32f207xx 160/163 doc id 15818 rev 7 22-apr-2011 6 (continued) updated typical and maximum current consumption conditions, as well as table 15: typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator disabled) and table 16: typical and maximum current consumption in run mode, code with data processing running from flash memory (art accelerator enabled) or ram . added figure 21 , figure 22 , figure 23 , and figure 24 . updated table 17: typical and maximum current consumption in sleep mode , and added figure 25 and figure 26 . updated table 18: typical and maximum current consumptions in stop mode . added figure 27: typical current consumption vs temperature in stop mode . updated table 19: typical and maximum current consumptions in standby mode and table 20: typical and maximum current consumptions in vbat mode . updated on-chip peripheral current consumption conditions and table 21: peripheral current consumption . updated t wustdby and t wustop , and added note 3 in table 22: low- power mode wakeup timings . maximum f hse_ext and minimum t w(hse) values updated in ta bl e 2 3 : high-speed external user clock characteristics . updated c and g m in table 25: hse 4-26 mhz oscillator characteristics . updated r f , i 2 , g m , and t su(lse) in table 26: lse oscillator characteristics (flse = 32.768 khz) . added note 1 and updated acc hsi , idd (hsi , and t su(hsi) in table 27: hsi oscillator characteristics . added figure 32: acchsi versus temperature . updated f lsi , t su(lsi) and idd (lsi) in table 28: lsi oscillator characteristics . added figure 33: acclsi versus temperature table 29: main pll characteristics : removed note 1, updated t lock , jitter, idd (pll) and idd a(pll) , added note 2 for f pll_in minimum and maximum values. table 30: plli2s (audio pll) characteristics : removed note 1, updated t lock , jitter, idd (plli2s) and idd a(plli2s) , added note 3 for f plli2s_in minimum and maximum values. added note 1 in table 31: sscg parameters constraint . updated table 32: flash memory characteristics . modified ta bl e 3 3 : flash memory programming and added note 2 for t prog . updated t prog and added note 1 in table 34: flash memory programming with vpp . modified figure 37: recommended nrst pin protection . updated table 37: emi characteristics and emi monitoring conditions in section : electromagnetic interference (emi) . added note 2 related to v esd(hbm) in table 38: esd absolute maximum ratings . updated table 41: i/o static characteristics . added section 5.3.15: i/o current injection characteristics . modified maximum frequency values and conditions in table 43: i/o ac characteristics . updated t res(tim) in table 45: characteristics of timx connected to the apb1 domain . modified t res(tim) and f ext table 46: characteristics of timx connected to the apb2 domain . table 89. document revision history (continued) date revision changes stm32f205xx, stm32f207xx revision history doc id 15818 rev 7 161/163 22-apr-2011 6 (continued) changed t w(sckh) to t w(sclh) , t w(sckl) to t w(scll) , t r(sck) to t r(scl) , and t f(sck) to t f(scl) in table 47: i2c characteristics and in figure 38: i2c bus ac waveforms and measurement circuit . added table 52: usb otg fs dc electrical characteristics and updated table 53: usb otg fs electrical characteristics . updated v dd minimum value in table 57: ethernet dc electrical characteristics . updated table 61: adc characteristics and r ain equation. updated r ain equation. updated table 63: dac characteristics . updated t start in table 64: ts characteristics . updated r typical value in table 65: vbat monitoring characteristics . updated table 66: embedded internal reference voltage . modified fsmc_noe waveform in figure 54: asynchronous non- multiplexed sram/psram/nor read waveforms . shifted end of fsmc_nex/nadv/addresses/nwe/noe /nwait of a half fsmc_clk period, changed t d(clkh-nexh ) to t d(clkl-nexh) , t d(clkh-aiv) to t d(clkl- aiv) , t d(clkh-noeh) to t d(clkl-noeh) , and t d(clkh-nweh) to t d(clkl- nweh) , and updated data latency from 1 to 0 in figure 58: synchronous multiplexed nor/psram read timings , figure 59: synchronous multiplexed psram write timings , figure 60: synchronous non-multiplexed nor/psram read timings , and figure 61: synchronous non-multiplexed psram write timings , changed t d(clkh-nexh ) to t d(clkl-nexh) , t d(clkh-aiv) to t d(clkl-aiv) , t d(clkh-noeh) to t d(clkl-noeh) , t d(clkh-nweh) to t d(clkl-nweh) , and modified t w(clk) minimum value in ta b l e 7 1 , ta b l e 7 2 , ta bl e 7 3 , and ta bl e 7 4 . updated note 2 in ta bl e 6 7 , ta b l e 6 8 , ta b l e 6 9 , ta b l e 7 0 , ta b l e 7 1 , ta bl e 7 2 , ta bl e 7 3 , and ta b l e 7 4 . modified t h(niowr-d) in figure 67: pc card/compactflash controller waveforms for i/o space write access . modified fsmc_ncex signal in figure 68: nand controller waveforms for read access , figure 69: nand controller waveforms for write access , figure 70: nand controller waveforms for common memory read access , and figure 71: nand controller waveforms for common memory write access specified full speed (fs) mode for figure 88: usb otg hs peripheral-only connection in fs mode and figure 89: usb otg hs host-only connection in fs mode . table 89. document revision history (continued) date revision changes revision history stm32f205xx, stm32f207xx 162/163 doc id 15818 rev 7 14-jun-2011 7 added sdio in table 2: stm32f205xx and stm32f207xx features and peripheral counts . updated v in for 5v tolerant pins in table 7: voltage characteristics . updated jitter parameters description in table 29: main pll characteristics . remove jitter values for system clock in table 30: plli2s (audio pll) characteristics . updated table 37: emi characteristics . update note 2 in table 47: i2c characteristics . updated avg_slope typical value and t s_temp minimum value in table 64: ts characteristics . updated t s_vbat minimum value in table 65: vbat monitoring characteristics . updated t s_vrefint mimimum value in table 66: embedded internal reference voltage . added software option in section 7: part numbering . in table 88: main applications versus package for stm32f2xxx microcontrollers , renamed usb1 and usb2, usb otg fs and usb otg hs, respectively; and removed usb otg fs and camera interface for 64-pin package; added usb otg hs on 64-pin package; added note 2 and note 3 . table 89. document revision history (continued) date revision changes stm32f205xx, stm32f207xx doc id 15818 rev 7 163/163 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2011 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com |
Price & Availability of STM32F205ZCT6XXX
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |