View EL4511CUZ-T13_3930026.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 ? fn7009.7 el4511 super sync separator the el4511 sync separator ic is designed for operation in the next generation of dtv, hdtv, and projector applications, as well as br oadcast equipment and other applications where video signals need to be processed. the el4511 accepts sync on green, separate sync, and h/v sync inputs, automatica lly selecting the relevant format. it is also capable of detecting and decoding tri-level syncs used with the latest hd systems. un like standard sync separators, the el4511 can automatically de tect the line rate and locks to it, without the use of an external r set resistor. the el4511 is available in a 24-pin qsop package and operates over the full 0c to 70c temperature range. features ? composite, component, hdtv, and pc signal-compatible ? tri-level & bi-level sync-compatible ? auto sync detection ? 150khz max line rate ? low power ? small package outline ? 3.3v and 5v operation ? pb-free plus anneal available (rohs compliant) applications ? hdtv/dtv analog inputs ? video projectors ? computer monitors ? set top boxes ? security video ? broadcast video equipment pinout el4511 (24-pin qsop) top view ordering information part number package tape & reel pkg. dwg. # el4511cu 24-pin qsop - mdp0040 el4511cu-t7 24-pin qsop 7? mdp0040 el4511cu-t13 24-pin qsop 13? mdp0040 el4511cuz (see note) 24-pin qsop (pb-free) - mdp0040 el4511cuz-t7 (see note) 24-pin qsop (pb-free) 7? mdp0040 EL4511CUZ-T13 (see note) 24-pin qsop (pb-free) 13? mdp0040 note: intersil pb-free plus anneal products employ special pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish , which are rohs compliant and compatible with both snpb and pb-free soldering operations. intersil pb-free products are msl classi fied at pb-free peak reflow temperatures that meet or exceed the pb-free requirements of ipc/jedec j std-020. 1 2 3 4 16 15 14 13 5 6 7 12 11 9 8 10 20 19 18 17 24 23 22 21 xtal vblank synclock pdwn sdenb scl sda gndd1 hin syncin vertin level xtaln odd/even vertout backporch syncout vccd gndd2 gnda2 vcca2 vcca1 gnda1 hout data sheet july 21, 2005 caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. copyright ? intersil americas inc. 2002-2005. all rights reserved. all other trademarks mentioned are the property of their res pective owners. manufactured under u.s. patent 5,528,303 manufactured under license, u.s. patents 5,486,869; 5,754,250
2 fn7009.7 july 21, 2005 important note: all parameters having min/max specifications are guaranteed. typ values are for information purposes only. unles s otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: t j = t c = t a absolute m aximum ratings (t a = 25c) supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . (v s to gnd) +6v pin voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . gnd - 0.3v, v s +0.3v v cca1 , v cca2 & v ccd . . . . . . . . . . . . . . . .must be same voltage power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see curves storage temperature range . . . . . . . . . . . . . . . . . .-65c to +150c operating junction temperature . . . . . . . . . . . . . . . . . . . . . . . 125c ambient operating temperature . . . . . . . . . . . . . . . . . 0c to +70c caution: stresses above those listed in ?absolute maximum ratings? may cause permanent damage to the device. this is a stress o nly rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. electrical specifications v s = v cca1 = v cca2 = v ccd = +5v, t a = 25c, ntsc input signal on syncin, no output loads, unless otherwise specified. parameter description conditions min typ max unit general isd digital supply current (note 1) 15 20 ma standby pdwn = v ccd (note 2) 4 20 a isa2 rate acquisition oscillator supply current (note 1) 3 20 ma standby pdwn = v ccd 2.5 20 a isa1 analog processing supply current (note 1) 3 20 ma standby pdwn = v ccd (note 2) 3 20 a composite sync input at syncin v sync sync signal amplitude ac coupled to syncin pin (notes 1 & 3) 140 600 mv v slice slicing level of sync signal after sync lock is attained, see description 50 % horizontal and vertical input at h in , vertin h slice , v slice slice level of h in and vertin 1.4 v t hinl h sync width (bi-level) 312.8% of h time (tri-level) minimum sync width 1.4 % of h time f hinh h sync frequency 10.75 150 khz t vinl v sync width 27h lines f vinh v sync frequency 23 100 hz logic output signals, h out , v out , v blank , backporch, odd/even, synclock o/p low logic low state 1.6ma, v ccd = 5v gndd+0.4 v 1.6ma, v ccd = 3.3v gndd+0.5 o/p hi logic high state 1.6ma, v ccd = 5v v ccd -0.4 v 1.6ma, v ccd = 3.3v v ccd -0.5 td hout h out timing relative to input see timing diagrams 1, 2, 3 & 4 td syncout syncout timing relative to input see timing diagrams 1, 2, 3 & 4 td backporch backporch timing relative to input see timing diagrams 1, 2, 3 & 4 level output driver, level v level 2 x amplitude of v sync refer to description of operation 1.9x 2.15x 2.4x z level o/p resistance of driver stage 450 ? el4511
3 fn7009.7 july 21, 2005 reference oscillator f in reference input frequency refer to description of operation 50 khz f xtal crystal frequency watch crystal (optional) 32.768 khz control interface signals pdwn, sdenb , scl and sda v high input logic high threshold v ccd -1v v low input logic low threshold v gndd +1v o/pv hi sda o/p logic high state @ 1ma v ccd -0.4 v o/pv low sda o/p logic low state @ 1ma gndd+0.4 v f scl serial control clock frequency 5 mhz t cls setup time 30 ns t clh hold time 30 ns t lc load to clock time 30 ns t dc hold to clock time 30 ns t cd clock to data out time 30 ns notes: 1. ntsc signal; see curves for other rates. 2. xtal pin must be low, otherwise 70a. 3. i/p range reduces if v s of 3.3v - 4.5v (see timing diagram 1). electrical specifications v s = v cca1 = v cca2 = v ccd = +5v, t a = 25c, ntsc input signal on syncin, no output loads, unless otherwise specified. (continued) parameter description conditions min typ max unit el4511
4 fn7009.7 july 21, 2005 pin descriptions pin number pin name pin type pin description 1 xtal input crystal input (see table 2 for details) 2 vblank logic output vertical blank output 3 synclock logic output indicates that the el4511 has lo cked to the line rate and has found three consecutive ?good h lines? 4 pwdn logic input power-down = hi 5 sdenb logic input serial interface enable = low 6 scl logic input serial clock 7 sda logic bidir serial data (input for chip setup, output for diagnostic information) 8 gndd1 power digital ground 1 9 hin input horizontal sync 10 syncin input video input, which may incorporate sync signal; connect to y or g 11 vertin input vertical sync input 12 level output indicates 2x amplitude of sync tip vs. back porch; referred to ground 13 gnda1 power analog ground 1 14 vcca1 power analog power supply 1 15 vcca2 power analog power supply 2 16 gnda2 power analog ground 2 17 gndd2 power digital ground 2 18 vccd1 power digital power supply 1 19 syncout logic output composite sync output 20 backporch logic output back porch output 21 hout logic output horizontal sync output 22 vertout logic output vertical sync output 23 odd/even logic output odd-even field indicator output 24 xtaln output crystal output (see table 2 for details) typical performance curves figure 1. package power dissipation vs ambient temperature figure 2. package power dissipation vs ambient temperature 1.136w j a = 8 8 c / w q s o p 2 4 1.4 1.2 1 0.8 0.6 0.2 0 0 255075100 150 ambient temperature (c) power dissipation (w) 125 85 jedec jesd51-7 high effective thermal conductivity test board 0.4 870mw j a = 1 1 5 c / w q s o p 2 4 1.2 1 0.8 0.6 0.4 0 0 255075100 150 ambient temperature (c) power dissipation (w) 125 85 jedec jesd51-3 low effective thermal conductivity test board 0.2 el4511
5 fn7009.7 july 21, 2005 figure 3. block diagram level hout syncout vertout vblank backporch odd/even synclock sync level horizontal o/p comp sync o/p vertical o/p vertical blanking o/p back porch o/p odd/even o/p sync lock o/p digital processing rate acquisition oscillator reference oscillator gndd1 gndd2 xtal xtalin gnda2 vcca2 slicing & analog processing reset serial i/f gnda1 vertin syncin hin sdenb scl sda pdwn vertical sync composite sync horizontal sync low active serial data enable serial clock serial data power down vccd vcca1 mode control pins el4511
6 fn7009.7 july 21, 2005 figure 4. example of vertical interval (525) notes: b. the composite sync output reproduces all the video input sync pulses, with a propagation delay. c. vertical sync leading edge is coincident with the first vertical serration pulse leading edge, with a propagation delay. d. odd-even output is low for even field, and high for odd field. e. back porch goes low for a fixed pulse width on the trailing e dge of video input sync pulses. note that for serration pulses during vertical, the back porch starts on the rising e dge of the serration pulse (with propagation delay). post-equalizing pulse interval 9 line vertical interval start of field one .5h 3h 3h 3h 1 2 3 4 5 6 7 8 9 10 19 20 21 .h h h h h sync interval t vs sync out output h out output backporch output odd/even output v out output v blank composite video input, field one pre-equalizing pulse interval v sync pulse interval el4511
7 fn7009.7 july 21, 2005 figure 5. example of vertical interval (625) composite video input, beginning of field one syncout output v out output odd/even output backporch output h out output v blank output t vs start of field one 622 623 624 625 1 2 3 4 5 6 7 23 24 notes: b. the composite sync output reproduces all the video input sync pulses, with a propagation delay. c. vertical sync leading edge is coincident with the first vertical serration pulse leading edge, with a propagation delay. d. odd-even output is low for even field, and high for odd field. e. back porch goes low for a fixed pulse width on the trailing e dge of video input sync pulses. note that for serration pulses during vertical, the back porch starts on the rising e dge of the serration pulse (with propagation delay). el4511
8 fn7009.7 july 21, 2005 figure 6. example of hdtv 1080i/30 line composite video: interlaced, odd & even field 8 ... 21 1125 7 23 45 6 1124 1 1123 default 20 lines odd field odd/even v blank v out backporch h out syncout syncin even field 570 ... 583 562 569 564 565 566 567 568 561 563 560 odd/even v blank v out backporch h out syncout syncin default 20 lines el4511
9 fn7009.7 july 21, 2005 figure 7. hdtv 1080i/25 line composite vide o: interlaced odd & even field (1250 lines) default 20 lines default 20 lines el4511
10 fn7009.7 july 21, 2005 timing diagram 1 - example of horiz ontal interval 525/ 625 line composite 50% sync tip v sync (sync tip voltage) v slice sync level color burst v blank (blanking level voltage) white level input dynamic range 0.5v-2v (@v cca1 =5v) 0.5v-1v (@v cca1 =3.3v) video sync depends on width of input sync at 50% level td syncout t backporch td backporch td hout t hout sync in sync out h out backporch conditions: v cca1 = v cca2 = v ccd = +5v, t a = 25c, no filter (register 2 bit 4 = 0) no filter parameter description conditions typ (note 1) unit td syncout syncout timing relative to input see timing diagram 1 65 ns td hout hout timing relative to input see timing diagram 1 470 ns td backporch backporch timing relative to input see timing diagram 1 525 ns t hout horizontal output width see timing diagram 1 1545 ns t backporch backporch (clamp) width see timing diagram 1 3345 ns note: 1. delay variation is less than 2.5ns over temperature range. el4511
11 fn7009.7 july 21, 2005 timing diagram 2 - example of horiz ontal interval 525/ 625 line composite 50% sync tip v sync (sync tip voltage) v slice sync level color burst v blank (blanking level voltage) white level input dynamic range 0.5v-2v (@v cca1 =5v) 0.5v-1v (@v cca1 =3.3v) video sync depends on width of input sync at 50% level td syncout t backporch td backporch td hout t hout sync in sync out h out backporch conditions: v cca1 = vc ca2 = v ccd = +5v, t a = 25c, filter in (register 2 bit 4 = 1) filter in parameter description conditions typ (note 1) unit td syncout syncout timing relative to input see timing diagram 2 220 ns td hout hout timing relative to input see timing diagram 2 470 ns td backporch backporch timing relative to input see timing diagram 2 525 ns t hout horizontal output width see timing diagram 2 1545 ns t backporch backporch (clamp) width see timing diagram 2 3345 ns note: 1. delay variation is less than 2.5ns over temperature range. el4511
12 fn7009.7 july 21, 2005 timing diagram 3 - example of hori zontal interval (hdtv) (720p) syncin conditions: v cca1 = v cca2 = v ccd = +3.3v/+5v, t a = 25c, no filter (register 2 bit 4 = 0) td syncout t backporch td backporch td hout t hout sync out h out backporch h timing for hdtv, no filter (using 720p input signal) parameter description conditions typ @ 3.3v (note 1) typ @ 5v (note 1) unit td syncout syncout timing relative to input see timing diagram 3 56 50 ns td hout hout timing relative to input see timing diagram 3 48 36 ns td backporch backporch timing relative to input see timing diagram 3 150 140 ns t hout horizontal output width see timing diagram 3 275 275 ns t backporch backporch (clamp) width see timing diagram 3 300 300 ns note: 1. delay variation is less than 2.5ns over temperature range. el4511
13 fn7009.7 july 21, 2005 timing diagram 4 - example of horizontal interval (hdtv) syncin conditions: v cca1 = v cca2 = v ccd = +3.3v/+5v, t a = 25c, filter (register 2 bit 4 = 1) td syncout t backporch td backporch td hout t hout sync out h out backporch h timing for hdtv, with fi lter (using 720p input) parameter description conditions typ @ 3.3v (note 1) typ @ 5v (note 1) unit td syncout syncout timing relative to input see timing diagram 4 120 110 ns td hout hout timing relative to input see timing diagram 4 112 100 ns td backporch backporch timing relative to input see timing diagram 4 155 140 ns t hout horizontal output width see timing diagram 4 300 300 ns t backporch backporch (clamp) width see timing diagram 4 300 300 ns note: 1. delay variation is less than 2.5ns over temperature range. el4511
14 fn7009.7 july 21, 2005 operation summarized table default register settings. all with no external analog filter. no mode setting. 525/625 operating standard default pins 1 & 24 xtal, xtaln digital filter enabled sync lock v blank o/e v out h out back porch sync out comments sdtv (clean signals) 525 ntsc yes 00 default correct correct correct correct correct correct correct 625 pal yes 00 default correct correct correct correct correct correct correct 625 secam yes 00 default correct correct correct correct correct correct correct sdtv (vhs tape signals) 525 ntsc yes 00 default correct correct correct correct correct corr ect will break up with fast forward and fast reverse modes. 625 pal yes 00 default correct correct correct correct correct corr ect will break up with fast forward and fast reverse modes. 625 secam yes 00 default correct correct correct correct correct corr ect will break up with fast forward and fast reverse modes. sdtv (525 only) macrovision vhs o/p yes 00 default see note see note see note see note see note see note see note this operation works on most machines, but some combinations will fail macrovision dvd o/p yes 00 default bad see note see note see note see note see note see note short drop out on one field, likely some machines will fail. edtv bi-level sync no o/e output for some of these standards, because no serrations during vertical 480 i / (29/30) yes 00 default correct correct always h correct correct correct correct 480 i / (59/60) yes 00 default correct correct always h correct correct correct correct 480 p / (59/60) yes 00 default correct correct always h correct correct correct correct 576 p / (50) yes 00 default correct correct always h correct correct correct correct hdtv tri-level sync 720 p / (59/60) yes 00 default correct correct always h (correct) correct correct correct correct 1080 i /24 yes 00 default correct correct correct correct correct correct correct 1080 i / 25 yes 00 default correct correct correct correct correct correct correct el4511
15 fn7009.7 july 21, 2005 1080 i / (29/30) yes 00 default correct correct correct correct correct correct correct 1080 i / (48/50) yes 00 default correct correct correct correct correct correct correct 1080 i / (59/60) yes 00 default correct correct correct correct correct correct correct 1035 i / (29/30) yes 00 default correct correct correct correct correct correct correct 1080 p / (24/35/30/50/59/60) yes 00 default correct correct always h (correct) correct correct correct correct vga all standards generated by the quantum are supported except 1024@42hz and work ok 640 /x (6 standards) yes 11 default correct correct always h correct correct correct correct 720 yes 11 default correct correct always h correct correct correct correct 800/x (5 standards) yes 11 default correct correct always h correct correct correct correct 1024/x (4 of 5 standards) yes 11 default correct correct always h correct correct correct correct 1024@42 not supported 1152 yes 11 default correct correct always h correct correct correct correct 1280/x (5 standards) yes 11 default correct correct always h correct correct correct correct 1600/x (5 standards) yes 11 default correct correct always h correct correct correct correct 1792/x (2 standards) yes 11 default correct correct always h correct correct correct correct 1836/x (2 standards) yes 11 default correct correct always h correct correct correct correct max line rate 112.5khz 1920/x (2 standards) yes 11 default correct correct always h correct correct correct correct max line rate 112.5khz operation summarized table default register settings. all with no external analog filter. no mode setting. 525/625 (continued) operating standard default pins 1 & 24 xtal, xtaln digital filter enabled sync lock v blank o/e v out h out back porch sync out comments el4511
16 fn7009.7 july 21, 2005 timing diagram 5 - 720p standa rd with filter in circuit description of operation the el4511 has 3 modes of operation. the first is default mode with pins 1 and 24 connec ted to ground with 10k. second is using pins 1 and 24 to provide simple mode control. the third is using the serial port to use a crystal or a clock into xtaln pin 24 to determine the video sync rate and/or more extensive mode control. the el4511 incorporates the fo llowing functi onal blocks: ? analog i/ps, processing, and slicing ? signal source and polarity detector ? signal & h rate acquisition block ? advanced sync separator which will detect both conventional and tri-level sync signals ? video lock and level indicators ? reference counter ? computer and control interface analog i/ps, processing, and slicing the el4511 has three i/p pins which may be connected to a source of external sync signals. for yprpb or rgb applications, y or g should be connected to syncin. for applications with separate horizontal and vertical sync inputs, these should be connected to hin and vertin, respectively. (hin may also be used for composite sync without video.) composite video input signals should be connected to syncin. this should be ac coupled from a low impedance source. the input resistance is in the order of 100k ? . after h lock is obtained, this signal will be ?soft clamped? (5k ? ) to approximately 20% of the v cca1 voltage. in the default mode, the clamping action ensures that the correct slicing levels will be used throughout the field. (serial mode) this operation can be modified through register 9. the soft clamp can be disabled by setting bit 3 to hi. setting bit 1 to high will disconnect the input bias network. once the acquisition process is complete (see below for description), the slice level will be adaptive. the sync signal is measured from sync tip to blanking level; (tri-level is measured between negative and positive sync tips). the slice level is then set to 50% of these levels. (serial mode) it is possible to force the slicing level to remain at the fixed level of 78mv above the sync tip; register 2, bit 5 is set high to do this. this can help when dealing with signal that have bursts of noise, or formats that have signals that will modify the sync amplitude measurement process. vga type of signals will be connected to the hin and vertin pins (use hin for combined h & v). these are dc coupled signals; they will be sliced at a fixed level of approximately 1.4v. these inputs may be any combination of positive and negative polariti es; the el4511 will invert as required to keep the outputs in the correct polarity. (serial mode) this polarity correction process may be modified with register 4 bits 3:0. signal and horizontal rate acquisition block on power-up, if both hin and syncin are enabled; the el4511 will slice the syncin input at 78mv above the negative sync tip level and monitor the sliced signal for up to 320s. if a periodic signal within the specified frequency limits is found to be present, this is assumed to be the horizontal frequency. if no signal is found, the el4511 will switch to slice and monitor the hin input at a ttl level. the el4511 will continue to monitor these two signals in turn until an appropriate signal is detected. if only one of hin and syncin is enabled, the el4511 will continuously monitor the selected signal until an appropriate signal is detected; this will give a shorter lock time where only one type of signal is used. at this point, the rate acquisition oscillator lock process (to the h rate signal) will begin. this waveform shows the output jitter present on the h out signal. the oscilloscope is triggered from the positive reference edge of the composite sync output. el4511
17 fn7009.7 july 21, 2005 video format switching the part should be powered down for at least 500s to reset the internal registers when the input video signal is switched from one video format to another video format. it is possible the part will generate wrong outputs if it is not powered down between two different input video signals. use of the power down function the power down pin (pin 4) can be used to hard reset the internal circuit of the el4511. to disable the internal circuit, just apply a 5v to the power down pin. to enable the internal circuit, just apply a 0v to the power down pin. the synclock pin 3 minus edge can be used to generate a 5v 500s pulse to the pdwn pin 4 to reset the internal digital registers automatically when the video input has a changed video format. horizontal rate acquisition oscillator this oscillator is frequency locked to 512 times the horizontal rate. this clock signal generates the timing and gating signals that are employed internally by the el4511. this operation is entirely automatic and requires no input from the external circuitry or microprocessor. (serial mode) it is possible to gain access to this oscillator o/p by changing the assignment of pin 2 (v blank ) or pin 23 (odd/even). register 6, bits 7:6 make this selection; see table 1 for allocations. (serial mode) the oscillator frequency is adjusted at the beginning of the line. at the ti me of frequency adjustment the clock o/p may have a phase discontinuity. advanced sync separator once the line rate has been determined, the signal can be analyzed by the advanced sync separator. this has been designed to be compatible with a wide range of video standards, operating with horizontal line rates up to 150khz. pal/ntsc/secam; hdtv, including bi-level and tri-level sync standards and computer display syncs. the el4511 can be programmed to disable the detection of either bi-level or tri-level sync signals or to prioritize the detection of one sync signal type over the other. if the vertical sync input pin, vertin, is enabled, the el4511 will automatically detect whether a valid signal is present on that pin, and incor porate that signal in to the algorithm. otherwise, the input signal on which the horizontal sync was detected will be treated as a composite sync. the sync separator also includes a qualification scheme which rejects high frequency noise and other video artifacts, such as color burst. the horizontal line rate is automatically acquired from the signal (see above.) a digital filter is included in the signal path to remove noise and glitches; this may be removed if the extra delay it incurs needs to be removed. (serial mode) setting register 2, bit 4 to low will remove the filter. after the signal has been identified and the qualification process is complete, the synclock pin will go high and the output waveforms will be enabled. (serial mode) these may be enabled all the time by setting register 1, bit 6 to a high state. this can help noisy and varying signals as the revalidation does not have to take place before the signals are available at the outputs, see figures 4 through 7 for examples of various types of input signal. part of the signal recognition algorithm uses the number of horizontal lines between vertical pulses. a counter is clocked by the hclock, this counter is also used to generate vertical timing pulses. (serial mode) this count information is available via the serial i/f; this is a 12 bit number. (serial mode) the lines per frame count is available at register 8, bits 7:4 for the msbs; the lsbs are available at register 7, bits 7:0. register 8, bit 2 indicates that the lines/frame counter has been updated when it is high. this counter also generates the v blank waveform. using a look up table, the default blanking is based on number of lines in the field. (serial mode) this operation may be disabled by setting register 3, bit 7 to a low. as this is dependent on application and product usage, this may be modified. register 3, bits 6:0 will set the number of horizontal lines after vertout leading edge. register 4, bits 7:4 sets the number of lines before the vertout leading edge. table 1. acquisition clock multiplexer cmuxctrl action reg6 b7 b6 0 0 normal operation 0 1 clock multiplexed onto odd/even (pin 23) 1 0 clock multiplexed onto v blank (pin 2) 1 1 reserved sync_lock pin vdd powerdown 0 r3 100k r2 10k r1 r1 20k q1 mps3906 q1 mps3906 c1 0.022u c1 el4511
18 fn7009.7 july 21, 2005 video lock and level indicators loss of video signal can be detected by monitoring the synclock pin 3. this pin goes high once the sync separator has detected a valid sync signal and goes low if this signal is lost for more than 20 successive lines. (serial mode) this signal is also available at register 14 pin 5. other lock acquisition signals availabl e from the system are listed in table 4. the sync tip amplitude is buffered with a nominal gain of 2.15 to produce a positive, ground-referenced signal on the level pin. this output can be used for agc applications. decode mode in order to allow more flexibility when operating without a serial interface, the xtal and xtaln pins are decoded by default to enable four contro l modes. these modes could be used to over-ride syn c type used. see table 2 for details. (serial mode) the all-signal type allowed mode is the same as the default mode when the crystal oscillator is enabled (set bit 6 of reg9 to 1) except the countsperfield function is disabled in reg13 and reg14. the bi-level mode is for bi-level sync only, such as ntsc and pal. the tri-level mode is for tri-level sync only, such as hdtv signals. the vga only mode is for computer digital types of signals signal only. applications examples the following examples show how a system may be configured to operate the el4511. application 1 (minimum circuitry application) in this example, the requirement is for vertical and horizontal timing to be generated from either an ntsc/pal composite video waveform, or a com puter generated image with separate ttl level syncs. the el4511 has the advantage that the sync separation is carried out over a wide frequency range without the need to adjust "r set " as required by earlier generations of sync separators. as there is no microcontroller connected in this example, there is no need for a xtal at pins 1 & 24. these pins are tied low, this enables the el4511 to check for either type of input signal (see table 2 for details.) the internal pull-up resistors on xtal & xtaln are very high, these pins should use 10k ? pull-up/down to operate when not using a crystal. by default, the el4511 will wake up with register 9, bit 6 set to low. this will allow the use of logic levels on pins 1 & 24 to drive register1, bits 5:3 and register 2 bit 0 into the combinations shown in table 2. (serial mode) to define the mode through the serial interface, the register 9, bit 6 must be set to high, the logic levels on pins 1 & 24 are no longer valid; (most likely now being an ac signal for the reference clock). figure 8. applications drawing 1 table 2. mode control using pins 1 & 24 enxtal pin 1 xtal pin 24 xtaln mode control description register9 b 6 register1 b5 b4 b3 0 0 0 0 0 0 all signals enabled 0 0 1 0 1 1 tri-level only 0 1 0 1 0 1 bi-level only 0 1 1 1 1 1 vga only 1 x x set by serial i/f crystal oscillator is operational 9 xtaln 11 10 4 1 24 xtal pdwn syncin vertin hin 8 gndd1 13 gnda2 17 gndd2 6 scl 7 sda 14 18 15 vcca1 vccd vcca2 16 + 22 21 gnda2 vertout hout 4.7f 0.1f 75 ? 75 ? 75 ? 100nf +5v +5v 0.1f ttl horiz syncs ttl vert syncs vert timing to system horiz timing to system 10k ? el4511 el4511
19 fn7009.7 july 21, 2005 application 2 (application using mode setting logic signals) in this example, the requirement is to provide the synchronizing information in a sm all display device. in this example the incoming sync signals may come from one of three sources. computer, hdtv set-top box or an ntsc/pal tuner. the el4511 has the advantage that the sync separation is carried out over a wide frequency range without the need to adjust "r set " as required by earlier generations of sync separators. as there is no microcontroller connected in this example, there is no need for a xtal at pins 1 & 24. these pins can be used to force the el4511 to select the correct operation (and speed up acquisition). note that a low pas filter is in the ntsc/pal signal path to reduce noise, glitches and subcarrier. (in signals with bad croma/luma gain balance, the subcarrier can extend into the sync slicing level) (see table 2 for details.) figure 9. applications drawing 2 9 xtaln 11 10 4 1 24 xtal pdwn syncin vertin hin 8 gndd1 13 gnda2 17 gndd2 6 scl 7 sda 14 18 15 vcca1 vccd vcca2 16 + 22 21 gnda2 vertout hout 4.7f 0.1f 100nf v cc v cc 0.1f vertical timing horizontal timing 10k ? el4511 10k ? v cc computer hdtv ntsc/pal video signal (cvbs) video signals (hdtv) video signals (rgb) h sync v sync hdtv syncs cvbs 75 ? 75 ? 75 ? 75 ? 620 ? 510pf component composite el4511
20 fn7009.7 july 21, 2005 serial mode operation see ?description of operation? for more details of (serial mode) . using the reference oscillator and counter a counter is provided for measuring the vertical time interval; this counts the clocks at the xtal pin 1 between vertical pulses. this information is not necessary for the operation of the chip; only for information to the system micro-control. the count value is read from register 14 at bits 7:6 for the msbs, the lsbs are available in regist er 13, bits 7:0. register 14, bit 4 should be a high to indicate that the read operation did not collide with the up-date timing. if the crystal oscillator is enabled through the serial interface (register 9, bit 6, enxtal), the xtal and xtaln pins will become the crystal input and crystal output pins for the 32.7khz crystal. it is also po ssible to drive the xtal pin with a logic level clock up to a maximum of 50khz; this signal is only used to measure the vertical rate. example: using a 32.768khz crystal, the count period is 30.52s. with a 20ms vertical rate, there wi ll be approximately 656 cycles (290 hex) in the "counts per field" registers 13 and 14. with a 16.666'ms vertical rate, the count of 546 (222 hex) will be seen. computer & control interface in addition to the mode control pins, the chips default operating mode may be changed by way of a serial interface. this is of the th ree-wire type, data, clock and /enable. after the /enable line (pin 5) is taken low, the 16 bits of data on the sda pin 7 will be clocked into the chip by the clock signal scl pin 6. see figure 10. the first bit of the data determines whether it will be a read or write operation. when set to a "0", a write operation will take place. the following 7 bits, select the register to be written to. finally, the last 8 bits are the data to be written or read. for a read operation, the first bit is a "1". in general, when registers entries are changed, the unchanged register bits must have the ?reset values? entered as defined by table 5. mode decode (see table 3) 10 bit counter clk r q0 q7 q8 q9 q0 q7 q6 q7 register 13 register 14 ld ld timing vertout register 9 bit 6 xtal (pin 1) xtaln (pin 24) to serial i/f register 1, bits 5:3 register 2, bit 0 3 8 8 ?1? ?0? figure 10. block diagram of reference oscillator el4511
21 fn7009.7 july 21, 2005 table 3. mode control truth table (see also table 2 for hardware over-ride) mode ctrl entri level enbi level enhin vin trilevel priority hin priority hinvin only reg 1 b5 b4 b3 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 0 1 0 0 1 0 1 1 1 1 0 0 0 1 1 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1 0 1 0 1 1 1 0 1 1 0 1 1 entrilevel, enbilevel and enhinvin ; these enable tri-level sync detection, two-level sync detection and separate h/v (vga) sync detection, respectively. other signals used to prioritize tri-level syncs (trilevpriority), separate h/v (hin priority), or to only allow signals from hin/vertin (hinvinonly). table 4. acquisition control signals register bit signal name description 8 3 en50slice 1 = sample and hold front end is in use 8 1 progressive 1 = progressive scan detected 8 0 tri-level detected 1 = tri-level syncs detected 9 5 enlevel blanking 1 = v level is available when system is not locked 9 4 enlevel 1 = disable v level output 9 2 enalos 1 = analog loss of signal not used in lock indication. 14 5 synclock same information as synclock pin 3 16 4 ratelocked line rate is locked 16 3 alos sync amplitude is below minimum el4511
22 fn7009.7 july 21, 2005 table 5. serial interface register bit allocations register number register bit signal name type reset value description and comments 1 general control reg 1 r/w 00h 7 general reset 0 software reset. does not affect serial interface. 6 alwaysenoutputs 0 overrides in ternal qualification of outputs. 5:3 modectrl 0 sync acquisition. se lects input signal. see table 3. 2 general control reg 2 r/w 10h 5 select fixed slicing (no s/h) 0 necessa ry for secam. may be useful for vcrs. 4 filter_enabled 1 set hi to include digital filter on horizontal input. 1 oe_mode 0 set hi for odd/even c hanges on rising edge of vertical. 3v blank control reg 1 r/w 90h 7 envblank 1 enables vertical blank interval detection algorithm. 6:0 vstplusbp 10h number of lines after vertical sync time. 4v blank & polarity ctrl r/w 4fh 7:4 vfrontporch 4h number of lines before vertical sync time. 3 defaulthpolarity 1 hin polarity on reset if enhpolaritydet = lo. 2 defaultvpolarity 1 vertin polarity on reset and if envpolaritydet = lo. 1 enhpolaritydet 1 allows el4511 to detect and set polarity on hin. 0 envpolaritydet 1 allows el4511 to detect and set polarity on vertin. 6 oscillator control 2 r/w 22h 7:6 cmuxctrl <1:0> 0 multiplexes clock onto v blank or odd/even. see table 1. 7v blank o/p reg 1 r only valid if v blank circuit is enabled 7:0 linesperframe <7:0> - least signific ant byte of lines per frame count. 8v blank o/p reg 2 & misc r 80h 7:4 linesperframe <11:8> - most significant 4 bits of lines per frame count. 3 en50slice - indicates sample an d hold front end is being used. 2 lpfvalid - indicates lines per frame has been updated. 1 progressive - not valid for cert ain types of composite sync. 0 tri-level detect - only valid if tri-level sync detected. 9 analog control reg 1 r/w 6 enxtal 0 set hi to enable crystal oscillator. 5 enlevelblanking 0 set hi to enable v level when not locked. 4 enlevel 0 set hi to disable v level output. 3 ensyclamp 0 set hi to disable ?soft? sync tip clamping in syncin. 2enalos 0 set hi to disable analog loss of signal feature. 1enrvideo 0 set hi to disable internal bias ing on syncin (passive resistor or soft clamp.) 0 pwrsave 0 set hi to put the analog circuit into powersave mode. 13 absolute timing ref 1 r 7:0 countsperfield <7:0> - crystal clock periods per field: l.s. byte. (see description) 14 absolute timing ref 2 & misc r el4511
23 fn7009.7 july 21, 2005 figure 11. serial interface timing diagram 7:6 countsperfield <9:8> - crystal clock periods per field: bits 9:8. (see description) 5 synclock as sync lock pin. 4 cpfvalid - counts per field valid. set l if read occurs during an update. 3 setbilevel - lo: tri-level mode; hi: bi-level mode. 2 vinsyncdet - indicates vertical sy nc on vertin successfully acquired. 1 vinpolarity - vertin polarity setting: observe. 0 hpolarity - hin polarity setting: observe. 16 oscillator settings observe 2 r 4 ratelocked - indicates line rate successfully acquired. 3 alos - analog loss of signal, meas ured via s/h. h indicates analog signal amplitude is below threshold. table 5. serial interface register bit allocations (continued) register number register bit signal name type reset value description and comments write to register of el4511 (write indicated with address = 0xxxxxxx) read from register of el4511 (read indicated with address = 1xxxxxxx) sdenb scl sda sdenb scl sda 1 0 t(scl)hi t(scl)lo (1/f)*scl t(scl)hi t(scl)lo (1/f)*scl td(sda)out t(sda) setup t(sda) hold 16 lsb td(sdenb ) td(sdenb )stop t(sdenb ) idle t(sdenb ) idle 16 d0 td(sda) off register address 7 bits output data 8 bits t(sda) setup t(sda) hold register address 7 bits input data 8 bits td(scl) start td(scl) start d7 ?i?=read ?0?=write el4511
24 all intersil u.s. products are manufactured, asse mbled and tested utilizing iso9000 quality systems. intersil corporation?s quality certifications ca n be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corpor ation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com fn7009.7 july 21, 2005 application 3 (application using a microcontroller interface) in this example, the requirement is to provide the synchronizing information in a video digitizing interface. this example is very similar to th e example in application 2. in this example the incoming sync signals may come from one of three sources. computer, hdtv source or an ntsc/pal device. as there is a microcontroller connected in this example, a 32.768khz xtal is connected to pins 1 & 24; this will allow the system microcontroller to gather timing information for the vertical rate. to enable the crystal oscillator, register 9, bit 6 must be set to a high. note that a low pass filter is in the ntsc/pal signal path to reduce noise, glitches and subcarrier. (in signals with bad croma/luma gain balance, the subcarrier can extend into the sync slicing level). as some of the signals in this application were non standard formats, the fixed slice mode is used by setting register 2, bit 5 to a high. register 1, bit 6 is also set to a high. this forced the el4511 to provide outputs even when the input signals are not recognized by the internal algorithms. figure 12. applications drawing 3 9 xtaln 11 10 4 1 24 xtal pdwn syncin vertin hin 8 gndd1 13 gnda2 17 gndd2 6 scl 7 sda 14 18 15 vcca1 vccd vcca2 16 + 22 21 gnda2 vertout hout 4.7f 0.1f 100nf v cc v cc 0.1f vertical timing horizontal timing el4511 video signal (cvbs) video signals (hdtv) video signals (rgb) h sync v sync hdtv syncs cvbs 75 ? 75 ? 75 ? 75 ? 620 ? 510pf component composite sdenb 5 to microcontroller 20 2 backporch vblank video clamp pll coast 32.768khz crystal el4511

▲Up To Search▲

Price & Availability of EL4511CUZ-T13

	To Download EL4511CUZ-T13 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .