Part Number Hot Search : 
IR15XB08 K4102 DTA11 BTE33NG C106D B06LL TFH70F 1N388
Product Description
Full Text Search
 

To Download HMC625LP510 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  12 - 1 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 hmc625lp5 / 625lp5e v09.0410 functional diagram electrical speci cations, t a = +25 c, 50 ohm system, vdd= +5v, vs= +5v the hmc625lp5(e) is ideal for: ? cellular/3g infrastructure ? wibro / wimax / 4g ? microwave radio & vsat ? test equipment and sensors ? if & rf applications -13.5 to +18 gain control in 0.5 db steps power-up state selection high output ip3: +33 dbm ttl/cmos compatible serial, parallel, or latched parallel control 0.25 db typical gain step error single +5v supply 32 lead 5x5mm smt package: 25mm 2 the hmc625lp5(e) is a digitally controlled variable gain ampli er which operates from dc to 6 ghz, and can be programmed to provide anywhere from 13.5 db attenuation, to 18 db of gain, in 0.5 db steps. the hmc625lp5(e) delivers noise gure of 6 db in its maximum gain state, with output ip3 of up to +33 dbm in any state. the dual mode control interface is cmos/ ttl compatible, and accepts either a three wire serial input or a 6 bit parallel word. the hmc625lp5(e) also features a user selectable power up state and a serial output port for cascading other hittite serial controlled components. the hmc625lp5(e) is housed in a rohs compliant 5x5 mm qfn leadless package, and requires no external matching components. parameter frequency min. typ. max. units gain (maximum gain state) dc - 3.0 ghz 3.0 - 6.0 ghz 13 5 18 13 db db gain control range 31.5 db input return loss dc - 6.0 ghz 15 db output return loss dc - 6.0 ghz 12 db gain accuracy: (referenced to maximum gain state) all gain states dc - 0.8 ghz 0.8 - 6.0 ghz (0.10 + 5% of gain setting) max. (0.30 + 3% of gain setting) max. db db output power for 1db compression dc - 3.0 ghz 3.0 - 6.0 ghz 16 13 19 16 dbm output third order intercept point (two-tone input power= 0 dbm each tone) dc - 6.0 ghz 33 dbm noise figure dc - 6.0 ghz 6 db supply current (idd) dc - 6.0 ghz 60 88 100 ma typical applications features general description 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz
12 - 2 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 input return loss [1] (only major states are shown) normalized attenuation [2] (only major states are shown) -35 -30 -25 -20 -15 -10 -5 0 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 normalized attenuation (db) frequency (ghz) -40 -35 -30 -25 -20 -15 -10 -5 0 0123456 return loss (db) frequency (ghz) -25 -20 -15 -10 -5 0 5 10 15 20 25 0123456 +25 c +85 c -40 c gain (db) frequency (ghz) [2] [1] maximum gain vs. frequency input return loss [2] (only major states are shown) -40 -35 -30 -25 -20 -15 -10 -5 0 0123456 return loss (db) frequency (ghz) [1] tested with broadband bias tee on rf ports and c1 = 10,000pf [2] c1, c6 and c8 = 100pf, l1 = 24nh output return loss [1] (only major states are shown) -40 -35 -30 -25 -20 -15 -10 -5 0 0123456 return loss (db) frequency (ghz) output return loss [2] (only major states are shown) -40 -35 -30 -25 -20 -15 -10 -5 0 0123456 return loss (db) frequency (ghz) hmc625lp5 / 625lp5e v09.0410 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz
12 - 3 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 step error vs. frequency [2] (only major states are shown) -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 0123456 step error (db) frequency (ghz) bit error vs. frequency [2] (only major states are shown) bit error vs. attenuation state [2] -2 -1.5 -1 -0.5 0 0.5 1 1.5 2 0123456 bit error (db) frequency (ghz) -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 0 4 8 12 16 20 24 28 32 bit error (db) attenuation state (db) 100mhz, 3ghz, 4ghz 500mhz, 1ghz, 2ghz normal relative phase vs. frequency [2] (only major states are shown) -40 -20 0 20 40 60 80 0123456 relative phase (deg) frequency (ghz) 31.5 db 16 db 8 db 0.5 - 4 db [1] tested with broadband bias tee on rf ports and c1 = 10,000pf [2] c1, c6 and c8 = 100pf, l1 = 24nf hmc625lp5 / 625lp5e v09.0410 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz
12 - 4 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 hmc625lp5 / 625lp5e v09.0410 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz serial control interface parallel mode (direct parallel mode & latched parallel mode) the hmc625lp5(e) contains a 3-wire spi compatible digital interface (serin, clk, le). it is activated when p/s is kept high. the 6-bit serial word must be loaded msb rst. the positive-edge sensitive clk and le requires clean transitions. if mechanical switches were used, sufficient debouncing should be provided. when le is high, 6-bit data in the serial input register is transferred to the attenuator. when le is high clk is masked to prevent data transition during output loading. when p/s is low, 3-wire spi interface inputs (serin, clk, le) are disabled and serial input register is loaded asynchronously with parallel digital inputs (d0-d5). when le is high, 6-bit parallel data is transferred to the attenuator. for all modes of operations, the dvga state will stay constant while le is kept low. note: the parallel mode is enabled when p/s is set to low. direct parallel mode - the attenuation state is changed by the control voltage inputs directly. the le (latch enable) must be at a logic high to control the attenuator in this manner. latched parallel mode - the attenuation state is selected using the control voltage inputs and set while the le is in the low state. the attenuator will not change state while le is low. once all control voltage inputs are at the desired states the le is pulsed. see timing diagram above for reference. timing diagram (latched parallel mode) parameter typ. min. serial period, t sck 100 ns control set-up time, t cs 20 ns control hold-time, t ch 20 ns le setup-time, t ln 10 ns min. le pulse width, t lew 10 ns min le pulse spacing, t les 630 ns serial clock hold-time from le, t ckn 10 ns hold time t ph 0 ns latch enable minimum width, t len 10 ns setup time, t ps 2 ns
12 - 5 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 absolute maximum ratings rf input power [1] 11.5 dbm (t = 85 c) digital inputs (reset, shift clock, latch enable & serial input) -0.5 to vdd +0.5v bias voltage (vdd) 5.6v collector bias voltage (vcc) 5.5v channel temperature 150 c continuous pdiss (t = 85 c) (derate 15.1 mw/c above 85 c) [1] 0.98 w thermal resistance 66.3 c/w storage temperature -65 to +150 c operating temperature -40 to +85 c [1] at max gain settling electrostatic sensitive device observe handling precautions bias voltage vdd (v) idd (typ.) (ma) 5v 2 vs (v) is (typ.) (ma) 5v 86 hmc625lp5 / 625lp5e v09.0410 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz pup truth table power-up states control voltage input gain relative to maximum gain d5 d4 d3 d2 d1 d0 high high high high high high 0 db high high high high high low -0.5 db high high high high low high -1 db high high high low high high -2 db high high low high high high -4 db high low high high high high -8 db low high high high high high -16 db low low low low low low -31.5 db any combination of the above states will provide a reduction in gain approximately equal to the sum of the bits selected. truth table control voltage table state vdd = +3v vdd = +5v low 0 to 0.5v @ <1 a 0 to 0.8v @ <1 a high 2 to 3v @ <1 a 2 to 5v @ <1 a if le is set to logic low at power-up, the logic state of pup1 and pup2 determines the power-up state of the part per pup truth table. if the le is set to logic high at power-up, the logic state of d0-d5 determines the power-up state of the part per truth table. the dvga latches in the desired power-up state approximately 200 ms after power-up. power-on sequence the ideal power-up sequence is: gnd, vdd, digital inputs, rf inputs. the relative order of the digital inputs are not important as long as they are powered after vdd / gnd le pup1 pup2 gain relative to maximum gain 000 -31.5 010 -24 001 -16 011 insertion loss 1 x x 0 to -31.5 db note: the logic state of d0 - d5 determines the power-up state per truth table shown below when le is high at power-up.
12 - 6 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 outline drawing notes: 1. leadframe material: copper alloy 2. dimensions are in inches [millimeters] 3. lead spacing tolerance is non-cumulative. 4. pad burr length shall be 0.15mm maximum. pad burr height shall be 0.05mm maximum. 5. package warp shall not exceed 0.05mm. 6. all ground leads and ground paddle must be soldered to pcb rf ground. 7. refer to hittite application note for suggested land pattern. part number package body material lead finish msl rating package marking [3] hmc625lp5 low stress injection molded plastic sn/pb solder msl1 [1] h625 xxxx hmc625lp5e rohs-compliant low stress injection molded plastic 100% matte sn msl1 [2] h625 xxxx [1] max peak re ow temperature of 235 c [2] max peak re ow temperature of 260 c [3] 4-digit lot number xxxx package information hmc625lp5 / 625lp5e v09.0410 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz pin number function description interface schematic 1ampin this pin is dc coupled. an off chip dc blocking capacitor is required. 29 ampout rf output and dc bias (vcc) for the output stage of the ampli er. 2, 3, 13, 28, 30 - 32 gnd these pins and package bottom must be connected to rf/dc ground. 4, 12 at tin, at tout these pins are dc coupled and matched to 50 ohms. blocking capacitors are required. select value based on lowest frequency of operation. 5 - 10 acg1 - acg6 external capacitors to ground is required. select value for lowest frequency of operation. place capacitor as close to pins as possible. pin descriptions
12 - 7 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 application circuit hmc625lp5 / 625lp5e v09.0410 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz pin number function description interface schematic 11 n /c the pins are not connected internally; however, all data shown herein was measured with these pins connected to rf/dc ground externally. 14 serout serial input data delayed by 6 clock cycles. 15, 16 pup2, pup1 18 - 23 d5, d4, d3, d2, d1, d0 24 p/s 25 clk 26 serin 27 le 17 vdd supply voltage pin descriptions
12 - 8 for price, delivery and to place orders: hittite microwave corporation, 20 alpha road, chelmsford, ma 01824 phone: 978-250-3343 fax: 978-250-3373 order on-line at www.hittite.com application support: phone: 978-250-3343 or apps@hittite.com variable gain amplifiers - digital - smt 12 hmc625lp5 / 625lp5e v09.0410 0.5 db lsb gaas mmic 6-bit digital variable gain amplifier, dc - 6 ghz evaluation pcb the circuit board used in the application should use rf circuit design techniques. signal lines should have 50 ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. a sufficient number of via holes should be used to connect the top and bottom ground planes. the evaluation circuit board shown is available from hittite upon request. list of materials for evaluation pcb 116960 [1] item description j1 - j2 pcb mount sma connector j3 18 pin dc connector j4 - j6 dc pin c1 - c9 100 pf capacitor, 0402 pkg. c11 - c12 1000 pf capacitor, 0402 pkg. c14 2.2 f capacitor, case a pkg. r1 - r14 100 kohm resistor, 0402 pkg. r15 1.8 ohm resistor, 1206 pkg. sw1, sw2 spdt 4 position dip switch l1 24 nh inductor, 0603 pkg. u1 hmc625lp5(e) variable gain ampli er pcb [2] 116958 evaluation pcb [1] reference this number when ordering complete evaluation pcb [2] circuit board material: arlon 25fr


▲Up To Search▲   

 
Price & Availability of HMC625LP510

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X