| |
|
 |
Elpida Memory, Inc.
ELPIDA[Elpida Memory]
|
| Part No. |
EBD11UD8ADDA-7B EBD11UD8ADDA EBD11UD8ADDA-6B EBD11UD8ADDA-7A
|
| OCR Text |
... DM are synchronized with DQS * 4 internal banks for concurrent operation (Components) * DQS is edge aligned with data for READs; center aligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transitio... |
| Description |
1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) 1GB的DDR SDRAMSO - DIMM笔记本（128兆位X64的话个等级）
|
| File Size |
198.68K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Elpida Memory, Inc.
ELPIDA[Elpida Memory]
|
| Part No. |
EBD26UC6AKSA-7B EBD26UC6AKSA EBD26UC6AKSA-6B EBD26UC6AKSA-7A
|
| OCR Text |
... DM are synchronized with DQS * 4 internal banks for concurrent operation (Component) * DQS is edge aligned with data for READs; center aligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transition... |
| Description |
Single Pole Normally Open: 1-Form-A, 800V
256MB DDR SDRAM SO DIMM (32M words x 64 bits, 2 Banks)
|
| File Size |
197.68K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Elpida Memory, Inc.
ELPIDA[Elpida Memory]
|
| Part No. |
EBD26UC6AKSA-E EBD26UC6AKSA-6B-E EBD26UC6AKSA-7A-E EBD26UC6AKSA-7B-E
|
| OCR Text |
... DM are synchronized with DQS * 4 internal banks for concurrent operation (Components) * DQS is edge aligned with data for READs; center aligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transitio... |
| Description |
Single Pole Normally Open: 1-Form-A, 400V
Single Pole Normally Open: 1-Form-A, 600V
256MB DDR SDRAM SO-DIMM (32M words x 64 bits, 2 Ranks)
|
| File Size |
204.47K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Elpida Memory, Inc.
ELPIDA[Elpida Memory]
|
| Part No. |
EBD52UC8AKDA-7B EBD52UC8AKDA EBD52UC8AKDA-6B EBD52UC8AKDA-7A
|
| OCR Text |
... DM are synchronized with DQS * 4 internal banks for concurrent operation (Component) * DQS is edge aligned with data for READs; center aligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transition... |
| Description |
512MB DDR SDRAM SO DIMM (64M words x 64 bits, 2 Ranks) 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200
|
| File Size |
192.36K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Elpida Memory, Inc.
ELPIDA[Elpida Memory]
|
| Part No. |
EBD52UD6ADSA-7B EBD52UD6ADSA EBD52UD6ADSA-6B EBD52UD6ADSA-7A
|
| OCR Text |
... DM are synchronized with DQS * 4 internal banks for concurrent operation (Component) * DQS is edge aligned with data for READs; center aligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transition... |
| Description |
512MB DDR SDRAM SO-(64M words x 64 bits, 2 Ranks)
|
| File Size |
246.67K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Elpida Memory, Inc.
ELPIDA[Elpida Memory]
|
| Part No. |
EBD52UD6ADSA-E EBD52UD6ADSA-6B-E EBD52UD6ADSA-7A-E EBD52UD6ADSA-7B-E
|
| OCR Text |
... DM are synchronized with DQS * 4 internal banks for concurrent operation (Components) * DQS is edge aligned with data for READs; center aligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transitio... |
| Description |
512MB DDR SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)
|
| File Size |
204.29K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
