| |
|
 |
Elpida Memory, Inc.
|
| Part No. |
EDS2732AABH-6B EDS2732AABH-6B-E EDS2732AABH-6BL-E
|
| OCR Text |
256m bits SDRAM
EDS2732AABH-6B (8M words x 32 bits)
Description
The EDS2732AABH is a 256m bits SDRAM organized as 2,097,152 words x 32 bits x 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. It is pac... |
| Description |
GT 19C 19#12 SKT PLUG
GT 5C 4#4,1#8 SKT PLUG
GT 2C 2#0 SKT PLUG 256m位的SDRAM00万字× 32位）
|
| File Size |
692.59K /
48 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Elpida Memory, Inc.
|
| Part No. |
EDS2532AABH-6B-E EDS2532AABH-6BL-E
|
| OCR Text |
256m bits SDRAM
EDS2532AABH-6B (8M words x 32 bits)
Description
The EDS2532AABH is a 256m bits SDRAM organized as 2,097,152 words x 32 bits x 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. It is pac... |
| Description |
GT 19C 19#12 PIN PLUG
GT 5C 4#4,1#8 PIN PLUG
GT 2C 2#0 PIN PLUG 256m位的SDRAM00万字× 32位）
|
| File Size |
692.19K /
48 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Silicon Solu...
|
| Part No. |
IS43R16800CC-6TL IS43R16800CC-5TLI
|
| OCR Text |
... sdram (rev.1.1) a3s56d30/40etp 256m double data rate synchronous dram preliminary preliminary pin function clk, /clk input clock: clk and /clk are differential clock inputs. all address and control input signals are sampled on the crossin... |
| Description |
Commands entered on each positive CLK edge
|
| File Size |
665.08K /
37 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Silicon Solu...
|
| Part No. |
IS43R16160-6TL
|
| OCR Text |
... sdram (rev.1.1) a3s56d30/40etp 256m double data rate synchronous dram preliminary preliminary pin function clk, /clk input clock: clk and /clk are differential clock inputs. all address and control input signals are sampled on the crossin... |
| Description |
Auto refresh and Self refresh
|
| File Size |
1,013.95K /
37 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
