| |
|
 |
|
| Part No. |
MT48H4M32LFB5-75ITK
|
| OCR Text |
banks mt48h4m32lf C 1 meg x 32 x 4 banks features ? v dd /v ddq = 1.7C1.95v ? fully synchronous; all signals registered on positive edge of system clock ? internal, pipelined operation; column address can be changed every clock cycle ? 4 i... |
| Description |
4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90
|
| File Size |
2,412.95K /
86 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
MT46H8M16LFCF-75
|
| OCR Text |
...am mt46h8m16lf ? 2 meg x 16 x 4 banks for the latest data sheet, refer to micron?s web site: www.micron.com features ?v dd /v dd q = +1.8v 0.1v ? bidirectional data strobe per byte of data (dqs) ? internal, pipelined double data rate (ddr)... |
| Description |
8M X 16 DDR DRAM, 6 ns, PBGA60
|
| File Size |
2,731.42K /
66 Page |
View
it Online |
Download Datasheet |
| |
|
|
天津新技术产业园区管理委员会
|
| Part No. |
IS42S32200E-6B IS42S32200E-5TL
|
| OCR Text |
... input. 512k bits x 32 bits x 4 banks (64-mbit) synchronous dynamic ram july 2010 key timing parameters parameter -5 -6 -7 -75e unit clk cycle time cas latency = 3 5 6 7 C ns cas latency = 2 10 10 10 7.5 ns ... |
| Description |
|
| File Size |
1,178.51K /
59 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7B9930V-5AC CY7B9930V-5AI CY7B9930V-2AC CY7B9930V-2AI
|
| OCR Text |
...e outputs are arranged in three banks. the fb feedback bank consists of two outputs, which allows divide-by functionality from 1 to 12. any one of these ten outputs can be connected to the feedback input as well as driving other inputs. sel... |
| Description |
High-Speed Multi-Frequency PLL Clock Buffer 7B SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP44
|
| File Size |
140.12K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
